Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework: Atoms to systems

We compare independent gate FinFETs, FinFETs with different fin orientations and asymmetric drain spacer extension FinFETs to analyze the implications of each for memory design in sub-15nm technologies. A mixed mode simulation framework based on ballistic NEGF models for FinFETs and circuit simulati...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Gupta, S. K., Choday, S. H., Roy, K.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 32.5.4
container_issue
container_start_page 32.5.1
container_title
container_volume
creator Gupta, S. K.
Choday, S. H.
Roy, K.
description We compare independent gate FinFETs, FinFETs with different fin orientations and asymmetric drain spacer extension FinFETs to analyze the implications of each for memory design in sub-15nm technologies. A mixed mode simulation framework based on ballistic NEGF models for FinFETs and circuit simulations in SPICE is developed for the analysis.
doi_str_mv 10.1109/IEDM.2011.6131659
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6131659</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6131659</ieee_id><sourcerecordid>6131659</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-4f84f66b4f5adb06ee54fae574f015f051d685267e3ff6b9015a9e972f15295f3</originalsourceid><addsrcrecordid>eNo1kE1OwzAQhc2fRFs4AGLjC6R4koxds0PQAhKIDUjskJOMwVDHYDv8nIar0gpYjWY-vXlPj7EDEFMAoY8u52fX01IATCVUIFFvsH2tZlCjUgIFlptsVALKQoC632LjfyDFNhsJkFUBGma7bJzSsxClQo0j9j3_fF2GaLILPQ-Wd_TuWipaF9vBZe76TNG0a5pWC1-4fjG_LRqTqOOefIiOErch8jQ0BWDveab2qQ_L8LgmQ3L9Izfcu8-1IHTE3wbT58Hz5Pyw_PW10Xj6CPHlmJ_k4BPPgaevlMmnPbZjzTLR_t-csLtVgNOL4urm_PL05KpwoDAXtZ3VVsqmtmi6RkgirK0hVLUVgFYgdHKGpVRUWSsbvToaTVqVFrDUaKsJO_z964jo4TU6b-LXw1_R1Q8aznEk</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework: Atoms to systems</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Gupta, S. K. ; Choday, S. H. ; Roy, K.</creator><creatorcontrib>Gupta, S. K. ; Choday, S. H. ; Roy, K.</creatorcontrib><description>We compare independent gate FinFETs, FinFETs with different fin orientations and asymmetric drain spacer extension FinFETs to analyze the implications of each for memory design in sub-15nm technologies. A mixed mode simulation framework based on ballistic NEGF models for FinFETs and circuit simulations in SPICE is developed for the analysis.</description><identifier>ISSN: 0163-1918</identifier><identifier>ISBN: 1457705060</identifier><identifier>ISBN: 9781457705069</identifier><identifier>EISSN: 2156-017X</identifier><identifier>EISBN: 9781457705052</identifier><identifier>EISBN: 1457705044</identifier><identifier>EISBN: 9781457705045</identifier><identifier>EISBN: 1457705052</identifier><identifier>DOI: 10.1109/IEDM.2011.6131659</identifier><language>eng</language><publisher>IEEE</publisher><subject>Analytical models ; Degradation ; FinFETs ; Integrated circuit modeling ; Logic gates ; Mathematical model ; Random access memory</subject><ispartof>2011 International Electron Devices Meeting, 2011, p.32.5.1-32.5.4</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6131659$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2057,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6131659$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Gupta, S. K.</creatorcontrib><creatorcontrib>Choday, S. H.</creatorcontrib><creatorcontrib>Roy, K.</creatorcontrib><title>Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework: Atoms to systems</title><title>2011 International Electron Devices Meeting</title><addtitle>IEDM</addtitle><description>We compare independent gate FinFETs, FinFETs with different fin orientations and asymmetric drain spacer extension FinFETs to analyze the implications of each for memory design in sub-15nm technologies. A mixed mode simulation framework based on ballistic NEGF models for FinFETs and circuit simulations in SPICE is developed for the analysis.</description><subject>Analytical models</subject><subject>Degradation</subject><subject>FinFETs</subject><subject>Integrated circuit modeling</subject><subject>Logic gates</subject><subject>Mathematical model</subject><subject>Random access memory</subject><issn>0163-1918</issn><issn>2156-017X</issn><isbn>1457705060</isbn><isbn>9781457705069</isbn><isbn>9781457705052</isbn><isbn>1457705044</isbn><isbn>9781457705045</isbn><isbn>1457705052</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1kE1OwzAQhc2fRFs4AGLjC6R4koxds0PQAhKIDUjskJOMwVDHYDv8nIar0gpYjWY-vXlPj7EDEFMAoY8u52fX01IATCVUIFFvsH2tZlCjUgIFlptsVALKQoC632LjfyDFNhsJkFUBGma7bJzSsxClQo0j9j3_fF2GaLILPQ-Wd_TuWipaF9vBZe76TNG0a5pWC1-4fjG_LRqTqOOefIiOErch8jQ0BWDveab2qQ_L8LgmQ3L9Izfcu8-1IHTE3wbT58Hz5Pyw_PW10Xj6CPHlmJ_k4BPPgaevlMmnPbZjzTLR_t-csLtVgNOL4urm_PL05KpwoDAXtZ3VVsqmtmi6RkgirK0hVLUVgFYgdHKGpVRUWSsbvToaTVqVFrDUaKsJO_z964jo4TU6b-LXw1_R1Q8aznEk</recordid><startdate>201112</startdate><enddate>201112</enddate><creator>Gupta, S. K.</creator><creator>Choday, S. H.</creator><creator>Roy, K.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201112</creationdate><title>Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework: Atoms to systems</title><author>Gupta, S. K. ; Choday, S. H. ; Roy, K.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-4f84f66b4f5adb06ee54fae574f015f051d685267e3ff6b9015a9e972f15295f3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Analytical models</topic><topic>Degradation</topic><topic>FinFETs</topic><topic>Integrated circuit modeling</topic><topic>Logic gates</topic><topic>Mathematical model</topic><topic>Random access memory</topic><toplevel>online_resources</toplevel><creatorcontrib>Gupta, S. K.</creatorcontrib><creatorcontrib>Choday, S. H.</creatorcontrib><creatorcontrib>Roy, K.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Gupta, S. K.</au><au>Choday, S. H.</au><au>Roy, K.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework: Atoms to systems</atitle><btitle>2011 International Electron Devices Meeting</btitle><stitle>IEDM</stitle><date>2011-12</date><risdate>2011</risdate><spage>32.5.1</spage><epage>32.5.4</epage><pages>32.5.1-32.5.4</pages><issn>0163-1918</issn><eissn>2156-017X</eissn><isbn>1457705060</isbn><isbn>9781457705069</isbn><eisbn>9781457705052</eisbn><eisbn>1457705044</eisbn><eisbn>9781457705045</eisbn><eisbn>1457705052</eisbn><abstract>We compare independent gate FinFETs, FinFETs with different fin orientations and asymmetric drain spacer extension FinFETs to analyze the implications of each for memory design in sub-15nm technologies. A mixed mode simulation framework based on ballistic NEGF models for FinFETs and circuit simulations in SPICE is developed for the analysis.</abstract><pub>IEEE</pub><doi>10.1109/IEDM.2011.6131659</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0163-1918
ispartof 2011 International Electron Devices Meeting, 2011, p.32.5.1-32.5.4
issn 0163-1918
2156-017X
language eng
recordid cdi_ieee_primary_6131659
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Analytical models
Degradation
FinFETs
Integrated circuit modeling
Logic gates
Mathematical model
Random access memory
title Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework: Atoms to systems
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T11%3A27%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Exploration%20of%20device-circuit%20interactions%20in%20FinFET-based%20memories%20for%20sub-15nm%20technologies%20using%20a%20mixed%20mode%20quantum%20simulation%20framework:%20Atoms%20to%20systems&rft.btitle=2011%20International%20Electron%20Devices%20Meeting&rft.au=Gupta,%20S.%20K.&rft.date=2011-12&rft.spage=32.5.1&rft.epage=32.5.4&rft.pages=32.5.1-32.5.4&rft.issn=0163-1918&rft.eissn=2156-017X&rft.isbn=1457705060&rft.isbn_list=9781457705069&rft_id=info:doi/10.1109/IEDM.2011.6131659&rft_dat=%3Cieee_6IE%3E6131659%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781457705052&rft.eisbn_list=1457705044&rft.eisbn_list=9781457705045&rft.eisbn_list=1457705052&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6131659&rfr_iscdi=true