Robust passive hardware metering

Current hardware metering techniques, which use manifestational properties of gates for ID extraction, are weakened by the non-uniform effects of aging in conjunction with variations in temperature and supply voltage. As an integrated circuit (IC) ages, the manifestational properties of the gates ch...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Sheng Wei, Nahapetian, A., Potkonjak, M.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 809
container_issue
container_start_page 802
container_title
container_volume
creator Sheng Wei
Nahapetian, A.
Potkonjak, M.
description Current hardware metering techniques, which use manifestational properties of gates for ID extraction, are weakened by the non-uniform effects of aging in conjunction with variations in temperature and supply voltage. As an integrated circuit (IC) ages, the manifestational properties of the gates change, and thus the ID used for hardware metering can not be valid over time. Additionally, the previous approaches require large amounts of costly measurements and often are difficult to scale to large designs. We resolve the deleterious effects of aging by going to the physical level and primarily targeting the characterization of threshold voltage. Although threshold voltage is modified with aging, we can recover its original value for use as the IC identifier. Another key aspect of our approach involves using IC segmentation for gate-level characterization. This results in a cost effective approach by limiting measurements, and has a significant effect on the approach scalability. Finally, by using threshold voltage for ID creation, we are able to quantify the probability of coincidence between legitimate and pirated ICs, thus for the first time quantitatively and accurately demonstrating the effectiveness of a hardware metering approach.
doi_str_mv 10.1109/ICCAD.2011.6105421
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6105421</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6105421</ieee_id><sourcerecordid>6105421</sourcerecordid><originalsourceid>FETCH-LOGICAL-i1341-344c6843fe471d590ea1314f2260056cae530f11fa820339a5d07f5a0645732c3</originalsourceid><addsrcrecordid>eNotj8tKA0EQRdsXGOP8gG7mB2ZS1VX9WobxFQgERNehnanWEaNhOir-vQPJ3dzFgcO9Sl0h1IgQZoummd_UGhBri2BY45EqgvPIxjlkgHCsJmiMrzQTn6iLPaAQ6HQEEHRFaPS5KnJ-hzHW-uDCRJWPXy_feVduY879j5Rvceh-4yDlRnYy9J-vl-osxY8sxaGn6vnu9ql5qJar-0UzX1Y9EmNFzK31TEnYYWcCSERCTlpbAGPbKIYgIaboNRCFaDpwyUSw41DSLU3V9d7bi8h6O_SbOPytD2fpHy_AQP0</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Robust passive hardware metering</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Sheng Wei ; Nahapetian, A. ; Potkonjak, M.</creator><creatorcontrib>Sheng Wei ; Nahapetian, A. ; Potkonjak, M.</creatorcontrib><description>Current hardware metering techniques, which use manifestational properties of gates for ID extraction, are weakened by the non-uniform effects of aging in conjunction with variations in temperature and supply voltage. As an integrated circuit (IC) ages, the manifestational properties of the gates change, and thus the ID used for hardware metering can not be valid over time. Additionally, the previous approaches require large amounts of costly measurements and often are difficult to scale to large designs. We resolve the deleterious effects of aging by going to the physical level and primarily targeting the characterization of threshold voltage. Although threshold voltage is modified with aging, we can recover its original value for use as the IC identifier. Another key aspect of our approach involves using IC segmentation for gate-level characterization. This results in a cost effective approach by limiting measurements, and has a significant effect on the approach scalability. Finally, by using threshold voltage for ID creation, we are able to quantify the probability of coincidence between legitimate and pirated ICs, thus for the first time quantitatively and accurately demonstrating the effectiveness of a hardware metering approach.</description><identifier>ISSN: 1092-3152</identifier><identifier>ISBN: 1457713993</identifier><identifier>ISBN: 9781457713996</identifier><identifier>EISSN: 1558-2434</identifier><identifier>EISBN: 9781457714009</identifier><identifier>EISBN: 1457714000</identifier><identifier>EISBN: 9781457713989</identifier><identifier>EISBN: 1457713985</identifier><identifier>DOI: 10.1109/ICCAD.2011.6105421</identifier><language>eng</language><publisher>IEEE</publisher><subject>Equations ; gate-level characterization ; Hardware ; Integrated circuits ; Logic gates ; Mathematical model ; Passive hardware metering ; Switches ; Threshold voltage ; usage metering</subject><ispartof>2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2011, p.802-809</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6105421$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27904,54898</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6105421$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Sheng Wei</creatorcontrib><creatorcontrib>Nahapetian, A.</creatorcontrib><creatorcontrib>Potkonjak, M.</creatorcontrib><title>Robust passive hardware metering</title><title>2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</title><addtitle>ICCAD</addtitle><description>Current hardware metering techniques, which use manifestational properties of gates for ID extraction, are weakened by the non-uniform effects of aging in conjunction with variations in temperature and supply voltage. As an integrated circuit (IC) ages, the manifestational properties of the gates change, and thus the ID used for hardware metering can not be valid over time. Additionally, the previous approaches require large amounts of costly measurements and often are difficult to scale to large designs. We resolve the deleterious effects of aging by going to the physical level and primarily targeting the characterization of threshold voltage. Although threshold voltage is modified with aging, we can recover its original value for use as the IC identifier. Another key aspect of our approach involves using IC segmentation for gate-level characterization. This results in a cost effective approach by limiting measurements, and has a significant effect on the approach scalability. Finally, by using threshold voltage for ID creation, we are able to quantify the probability of coincidence between legitimate and pirated ICs, thus for the first time quantitatively and accurately demonstrating the effectiveness of a hardware metering approach.</description><subject>Equations</subject><subject>gate-level characterization</subject><subject>Hardware</subject><subject>Integrated circuits</subject><subject>Logic gates</subject><subject>Mathematical model</subject><subject>Passive hardware metering</subject><subject>Switches</subject><subject>Threshold voltage</subject><subject>usage metering</subject><issn>1092-3152</issn><issn>1558-2434</issn><isbn>1457713993</isbn><isbn>9781457713996</isbn><isbn>9781457714009</isbn><isbn>1457714000</isbn><isbn>9781457713989</isbn><isbn>1457713985</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8tKA0EQRdsXGOP8gG7mB2ZS1VX9WobxFQgERNehnanWEaNhOir-vQPJ3dzFgcO9Sl0h1IgQZoummd_UGhBri2BY45EqgvPIxjlkgHCsJmiMrzQTn6iLPaAQ6HQEEHRFaPS5KnJ-hzHW-uDCRJWPXy_feVduY879j5Rvceh-4yDlRnYy9J-vl-osxY8sxaGn6vnu9ql5qJar-0UzX1Y9EmNFzK31TEnYYWcCSERCTlpbAGPbKIYgIaboNRCFaDpwyUSw41DSLU3V9d7bi8h6O_SbOPytD2fpHy_AQP0</recordid><startdate>201111</startdate><enddate>201111</enddate><creator>Sheng Wei</creator><creator>Nahapetian, A.</creator><creator>Potkonjak, M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201111</creationdate><title>Robust passive hardware metering</title><author>Sheng Wei ; Nahapetian, A. ; Potkonjak, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i1341-344c6843fe471d590ea1314f2260056cae530f11fa820339a5d07f5a0645732c3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Equations</topic><topic>gate-level characterization</topic><topic>Hardware</topic><topic>Integrated circuits</topic><topic>Logic gates</topic><topic>Mathematical model</topic><topic>Passive hardware metering</topic><topic>Switches</topic><topic>Threshold voltage</topic><topic>usage metering</topic><toplevel>online_resources</toplevel><creatorcontrib>Sheng Wei</creatorcontrib><creatorcontrib>Nahapetian, A.</creatorcontrib><creatorcontrib>Potkonjak, M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sheng Wei</au><au>Nahapetian, A.</au><au>Potkonjak, M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Robust passive hardware metering</atitle><btitle>2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</btitle><stitle>ICCAD</stitle><date>2011-11</date><risdate>2011</risdate><spage>802</spage><epage>809</epage><pages>802-809</pages><issn>1092-3152</issn><eissn>1558-2434</eissn><isbn>1457713993</isbn><isbn>9781457713996</isbn><eisbn>9781457714009</eisbn><eisbn>1457714000</eisbn><eisbn>9781457713989</eisbn><eisbn>1457713985</eisbn><abstract>Current hardware metering techniques, which use manifestational properties of gates for ID extraction, are weakened by the non-uniform effects of aging in conjunction with variations in temperature and supply voltage. As an integrated circuit (IC) ages, the manifestational properties of the gates change, and thus the ID used for hardware metering can not be valid over time. Additionally, the previous approaches require large amounts of costly measurements and often are difficult to scale to large designs. We resolve the deleterious effects of aging by going to the physical level and primarily targeting the characterization of threshold voltage. Although threshold voltage is modified with aging, we can recover its original value for use as the IC identifier. Another key aspect of our approach involves using IC segmentation for gate-level characterization. This results in a cost effective approach by limiting measurements, and has a significant effect on the approach scalability. Finally, by using threshold voltage for ID creation, we are able to quantify the probability of coincidence between legitimate and pirated ICs, thus for the first time quantitatively and accurately demonstrating the effectiveness of a hardware metering approach.</abstract><pub>IEEE</pub><doi>10.1109/ICCAD.2011.6105421</doi><tpages>8</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1092-3152
ispartof 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2011, p.802-809
issn 1092-3152
1558-2434
language eng
recordid cdi_ieee_primary_6105421
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Equations
gate-level characterization
Hardware
Integrated circuits
Logic gates
Mathematical model
Passive hardware metering
Switches
Threshold voltage
usage metering
title Robust passive hardware metering
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T17%3A52%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Robust%20passive%20hardware%20metering&rft.btitle=2011%20IEEE/ACM%20International%20Conference%20on%20Computer-Aided%20Design%20(ICCAD)&rft.au=Sheng%20Wei&rft.date=2011-11&rft.spage=802&rft.epage=809&rft.pages=802-809&rft.issn=1092-3152&rft.eissn=1558-2434&rft.isbn=1457713993&rft.isbn_list=9781457713996&rft_id=info:doi/10.1109/ICCAD.2011.6105421&rft_dat=%3Cieee_6IE%3E6105421%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781457714009&rft.eisbn_list=1457714000&rft.eisbn_list=9781457713989&rft.eisbn_list=1457713985&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6105421&rfr_iscdi=true