A modified background calibration technique for multi-bit delta-sigma modulators
A digital background calibration technique for capacitors mismatch in multi-bit delta-sigma modulator is proposed in this paper. The approach is correlation-based, in which a single-bit pseudo-random noise (PN) is used to identify the error module, minimizing the analog circuit overhead. This algori...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 208 |
---|---|
container_issue | |
container_start_page | 206 |
container_title | |
container_volume | |
creator | Bei Peng Hao Li Pingfen Lin |
description | A digital background calibration technique for capacitors mismatch in multi-bit delta-sigma modulator is proposed in this paper. The approach is correlation-based, in which a single-bit pseudo-random noise (PN) is used to identify the error module, minimizing the analog circuit overhead. This algorithm works by estimating every DAC capacitor in turn with the PN signal injection and compensates for capacitor mismatch in digital domain. It is simple and requires minor circuit modification in analog domain. The tradeoff involved is the dynamic range degradation due to PN injection. Behavior level simulations demonstrate effective compensation for capacitors mismatch in a second-order modulator. |
doi_str_mv | 10.1109/ICACC.2011.6016398 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_6016398</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6016398</ieee_id><sourcerecordid>6016398</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-421e1f02309866b748d2d8f10494ad841a88da5e3754b03e0066f874c994e04d3</originalsourceid><addsrcrecordid>eNo9kMtKxDAYhSMiqOO8gG7yAq25_M1lORR1hAFdzH5Imz9jtBdN04Vvb8XBszkcDnwcDiG3nJWcM3v_XG_quhSM81IxrqQ1Z-SagwAwZunP_wOz1SVZT9M7W6SE1ppfkdcN7UcfQ0RPG9d-HNM4D562rotNcjmOA83Yvg3xa0YaxkT7ucuxaGKmHrvsiikee_fLmDuXxzTdkIvgugnXJ1-R_ePDvt4Wu5enZequiJblAgRHHpiQzBqlGg3GC28CZ2DBeQPcGeNdhVJX0DCJy2AVjIbWWkAGXq7I3R82IuLhM8Xepe_D6QD5A5BgTvg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A modified background calibration technique for multi-bit delta-sigma modulators</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Bei Peng ; Hao Li ; Pingfen Lin</creator><creatorcontrib>Bei Peng ; Hao Li ; Pingfen Lin</creatorcontrib><description>A digital background calibration technique for capacitors mismatch in multi-bit delta-sigma modulator is proposed in this paper. The approach is correlation-based, in which a single-bit pseudo-random noise (PN) is used to identify the error module, minimizing the analog circuit overhead. This algorithm works by estimating every DAC capacitor in turn with the PN signal injection and compensates for capacitor mismatch in digital domain. It is simple and requires minor circuit modification in analog domain. The tradeoff involved is the dynamic range degradation due to PN injection. Behavior level simulations demonstrate effective compensation for capacitors mismatch in a second-order modulator.</description><identifier>ISBN: 1424488095</identifier><identifier>ISBN: 9781424488094</identifier><identifier>EISBN: 1424488109</identifier><identifier>EISBN: 9781424488100</identifier><identifier>DOI: 10.1109/ICACC.2011.6016398</identifier><language>eng</language><publisher>IEEE</publisher><subject>Calibration ; Capacitor mismatch ; Delta-Sigma modulator ; digital calibration ; Modulation ; PN sequence ; SNDR</subject><ispartof>2011 3rd International Conference on Advanced Computer Control, 2011, p.206-208</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6016398$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6016398$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Bei Peng</creatorcontrib><creatorcontrib>Hao Li</creatorcontrib><creatorcontrib>Pingfen Lin</creatorcontrib><title>A modified background calibration technique for multi-bit delta-sigma modulators</title><title>2011 3rd International Conference on Advanced Computer Control</title><addtitle>ICACC</addtitle><description>A digital background calibration technique for capacitors mismatch in multi-bit delta-sigma modulator is proposed in this paper. The approach is correlation-based, in which a single-bit pseudo-random noise (PN) is used to identify the error module, minimizing the analog circuit overhead. This algorithm works by estimating every DAC capacitor in turn with the PN signal injection and compensates for capacitor mismatch in digital domain. It is simple and requires minor circuit modification in analog domain. The tradeoff involved is the dynamic range degradation due to PN injection. Behavior level simulations demonstrate effective compensation for capacitors mismatch in a second-order modulator.</description><subject>Calibration</subject><subject>Capacitor mismatch</subject><subject>Delta-Sigma modulator</subject><subject>digital calibration</subject><subject>Modulation</subject><subject>PN sequence</subject><subject>SNDR</subject><isbn>1424488095</isbn><isbn>9781424488094</isbn><isbn>1424488109</isbn><isbn>9781424488100</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9kMtKxDAYhSMiqOO8gG7yAq25_M1lORR1hAFdzH5Imz9jtBdN04Vvb8XBszkcDnwcDiG3nJWcM3v_XG_quhSM81IxrqQ1Z-SagwAwZunP_wOz1SVZT9M7W6SE1ppfkdcN7UcfQ0RPG9d-HNM4D562rotNcjmOA83Yvg3xa0YaxkT7ucuxaGKmHrvsiikee_fLmDuXxzTdkIvgugnXJ1-R_ePDvt4Wu5enZequiJblAgRHHpiQzBqlGg3GC28CZ2DBeQPcGeNdhVJX0DCJy2AVjIbWWkAGXq7I3R82IuLhM8Xepe_D6QD5A5BgTvg</recordid><startdate>201101</startdate><enddate>201101</enddate><creator>Bei Peng</creator><creator>Hao Li</creator><creator>Pingfen Lin</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201101</creationdate><title>A modified background calibration technique for multi-bit delta-sigma modulators</title><author>Bei Peng ; Hao Li ; Pingfen Lin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-421e1f02309866b748d2d8f10494ad841a88da5e3754b03e0066f874c994e04d3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Calibration</topic><topic>Capacitor mismatch</topic><topic>Delta-Sigma modulator</topic><topic>digital calibration</topic><topic>Modulation</topic><topic>PN sequence</topic><topic>SNDR</topic><toplevel>online_resources</toplevel><creatorcontrib>Bei Peng</creatorcontrib><creatorcontrib>Hao Li</creatorcontrib><creatorcontrib>Pingfen Lin</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bei Peng</au><au>Hao Li</au><au>Pingfen Lin</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A modified background calibration technique for multi-bit delta-sigma modulators</atitle><btitle>2011 3rd International Conference on Advanced Computer Control</btitle><stitle>ICACC</stitle><date>2011-01</date><risdate>2011</risdate><spage>206</spage><epage>208</epage><pages>206-208</pages><isbn>1424488095</isbn><isbn>9781424488094</isbn><eisbn>1424488109</eisbn><eisbn>9781424488100</eisbn><abstract>A digital background calibration technique for capacitors mismatch in multi-bit delta-sigma modulator is proposed in this paper. The approach is correlation-based, in which a single-bit pseudo-random noise (PN) is used to identify the error module, minimizing the analog circuit overhead. This algorithm works by estimating every DAC capacitor in turn with the PN signal injection and compensates for capacitor mismatch in digital domain. It is simple and requires minor circuit modification in analog domain. The tradeoff involved is the dynamic range degradation due to PN injection. Behavior level simulations demonstrate effective compensation for capacitors mismatch in a second-order modulator.</abstract><pub>IEEE</pub><doi>10.1109/ICACC.2011.6016398</doi><tpages>3</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISBN: 1424488095 |
ispartof | 2011 3rd International Conference on Advanced Computer Control, 2011, p.206-208 |
issn | |
language | eng |
recordid | cdi_ieee_primary_6016398 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Calibration Capacitor mismatch Delta-Sigma modulator digital calibration Modulation PN sequence SNDR |
title | A modified background calibration technique for multi-bit delta-sigma modulators |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T01%3A43%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20modified%20background%20calibration%20technique%20for%20multi-bit%20delta-sigma%20modulators&rft.btitle=2011%203rd%20International%20Conference%20on%20Advanced%20Computer%20Control&rft.au=Bei%20Peng&rft.date=2011-01&rft.spage=206&rft.epage=208&rft.pages=206-208&rft.isbn=1424488095&rft.isbn_list=9781424488094&rft_id=info:doi/10.1109/ICACC.2011.6016398&rft_dat=%3Cieee_6IE%3E6016398%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424488109&rft.eisbn_list=9781424488100&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6016398&rfr_iscdi=true |