OS-controlled cache predictability for real-time systems

Cache-partitioning techniques have been invented to make modern processors with an extensive cache structure useful in real-time systems where task switches disrupt cache working sets and hence make execution times unpredictable. This paper describes an OS-controlled application-transparent cache-pa...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Liedtke, J., Hartig, H., Hohmuth, M.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 224
container_issue
container_start_page 213
container_title
container_volume
creator Liedtke, J.
Hartig, H.
Hohmuth, M.
description Cache-partitioning techniques have been invented to make modern processors with an extensive cache structure useful in real-time systems where task switches disrupt cache working sets and hence make execution times unpredictable. This paper describes an OS-controlled application-transparent cache-partitioning technique. The resulting partitions can be transparently assigned to tasks for their exclusive use. The major drawbacks found in other cache-partitioning techniques, namely waste of memory and additions on the critical performance path within CPUs, are avoided using memory coloring techniques that do nor require changes within the chips of modern CPUs or on the critical path for performance. A simple filter algorithm commonly used in real-time systems, a matrix-multiplication algorithm and the interaction of both are analysed with regard to cache-induced worst case penalties. Worst-case penalties are determined for different widely-used cache architectures. Some insights regarding the impact of cache architectures on worst-case execution are described.
doi_str_mv 10.1109/RTTAS.1997.601360
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_601360</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>601360</ieee_id><sourcerecordid>601360</sourcerecordid><originalsourceid>FETCH-LOGICAL-c263t-26e0a5d42e9aed040588981a075fd5eea9e7055be8764d834c64ee624157e45a3</originalsourceid><addsrcrecordid>eNotj8tqwzAUBQWl0DbNB6Qr_YDdK-u9DKGPQCDQuOugSNdERa6DpI3_voH0bGYzDBxCVgxaxsC-fvX9-tAya3WrgHEFd-QJDDPKAFPigSxL-YHrBNdX6ZGY_aHx02_NU0oYqHf-jPSSMURf3SmmWGc6TJlmdKmpcURa5lJxLM_kfnCp4PKfC_L9_tZvPpvd_mO7We8a3ylem04hOBlEh9ZhAAHSGGuYAy2HIBGdRQ1SntBoJYLhwiuBqDrBpEYhHV-Ql1s3IuLxkuPo8ny8feN_QfZEgQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>OS-controlled cache predictability for real-time systems</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Liedtke, J. ; Hartig, H. ; Hohmuth, M.</creator><creatorcontrib>Liedtke, J. ; Hartig, H. ; Hohmuth, M.</creatorcontrib><description>Cache-partitioning techniques have been invented to make modern processors with an extensive cache structure useful in real-time systems where task switches disrupt cache working sets and hence make execution times unpredictable. This paper describes an OS-controlled application-transparent cache-partitioning technique. The resulting partitions can be transparently assigned to tasks for their exclusive use. The major drawbacks found in other cache-partitioning techniques, namely waste of memory and additions on the critical performance path within CPUs, are avoided using memory coloring techniques that do nor require changes within the chips of modern CPUs or on the critical path for performance. A simple filter algorithm commonly used in real-time systems, a matrix-multiplication algorithm and the interaction of both are analysed with regard to cache-induced worst case penalties. Worst-case penalties are determined for different widely-used cache architectures. Some insights regarding the impact of cache architectures on worst-case execution are described.</description><identifier>ISBN: 0818680164</identifier><identifier>ISBN: 9780818680168</identifier><identifier>DOI: 10.1109/RTTAS.1997.601360</identifier><language>eng</language><publisher>IEEE</publisher><subject>Algorithm design and analysis ; Costs ; Filters ; Milling machines ; Operating systems ; Real time systems ; Rivers ; Switches ; Workstations ; Yarn</subject><ispartof>Proceedings Third IEEE Real-Time Technology and Applications Symposium, 1997, p.213-224</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c263t-26e0a5d42e9aed040588981a075fd5eea9e7055be8764d834c64ee624157e45a3</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/601360$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/601360$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Liedtke, J.</creatorcontrib><creatorcontrib>Hartig, H.</creatorcontrib><creatorcontrib>Hohmuth, M.</creatorcontrib><title>OS-controlled cache predictability for real-time systems</title><title>Proceedings Third IEEE Real-Time Technology and Applications Symposium</title><addtitle>RTTAS</addtitle><description>Cache-partitioning techniques have been invented to make modern processors with an extensive cache structure useful in real-time systems where task switches disrupt cache working sets and hence make execution times unpredictable. This paper describes an OS-controlled application-transparent cache-partitioning technique. The resulting partitions can be transparently assigned to tasks for their exclusive use. The major drawbacks found in other cache-partitioning techniques, namely waste of memory and additions on the critical performance path within CPUs, are avoided using memory coloring techniques that do nor require changes within the chips of modern CPUs or on the critical path for performance. A simple filter algorithm commonly used in real-time systems, a matrix-multiplication algorithm and the interaction of both are analysed with regard to cache-induced worst case penalties. Worst-case penalties are determined for different widely-used cache architectures. Some insights regarding the impact of cache architectures on worst-case execution are described.</description><subject>Algorithm design and analysis</subject><subject>Costs</subject><subject>Filters</subject><subject>Milling machines</subject><subject>Operating systems</subject><subject>Real time systems</subject><subject>Rivers</subject><subject>Switches</subject><subject>Workstations</subject><subject>Yarn</subject><isbn>0818680164</isbn><isbn>9780818680168</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1997</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8tqwzAUBQWl0DbNB6Qr_YDdK-u9DKGPQCDQuOugSNdERa6DpI3_voH0bGYzDBxCVgxaxsC-fvX9-tAya3WrgHEFd-QJDDPKAFPigSxL-YHrBNdX6ZGY_aHx02_NU0oYqHf-jPSSMURf3SmmWGc6TJlmdKmpcURa5lJxLM_kfnCp4PKfC_L9_tZvPpvd_mO7We8a3ylem04hOBlEh9ZhAAHSGGuYAy2HIBGdRQ1SntBoJYLhwiuBqDrBpEYhHV-Ql1s3IuLxkuPo8ny8feN_QfZEgQ</recordid><startdate>1997</startdate><enddate>1997</enddate><creator>Liedtke, J.</creator><creator>Hartig, H.</creator><creator>Hohmuth, M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1997</creationdate><title>OS-controlled cache predictability for real-time systems</title><author>Liedtke, J. ; Hartig, H. ; Hohmuth, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c263t-26e0a5d42e9aed040588981a075fd5eea9e7055be8764d834c64ee624157e45a3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1997</creationdate><topic>Algorithm design and analysis</topic><topic>Costs</topic><topic>Filters</topic><topic>Milling machines</topic><topic>Operating systems</topic><topic>Real time systems</topic><topic>Rivers</topic><topic>Switches</topic><topic>Workstations</topic><topic>Yarn</topic><toplevel>online_resources</toplevel><creatorcontrib>Liedtke, J.</creatorcontrib><creatorcontrib>Hartig, H.</creatorcontrib><creatorcontrib>Hohmuth, M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Liedtke, J.</au><au>Hartig, H.</au><au>Hohmuth, M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>OS-controlled cache predictability for real-time systems</atitle><btitle>Proceedings Third IEEE Real-Time Technology and Applications Symposium</btitle><stitle>RTTAS</stitle><date>1997</date><risdate>1997</risdate><spage>213</spage><epage>224</epage><pages>213-224</pages><isbn>0818680164</isbn><isbn>9780818680168</isbn><abstract>Cache-partitioning techniques have been invented to make modern processors with an extensive cache structure useful in real-time systems where task switches disrupt cache working sets and hence make execution times unpredictable. This paper describes an OS-controlled application-transparent cache-partitioning technique. The resulting partitions can be transparently assigned to tasks for their exclusive use. The major drawbacks found in other cache-partitioning techniques, namely waste of memory and additions on the critical performance path within CPUs, are avoided using memory coloring techniques that do nor require changes within the chips of modern CPUs or on the critical path for performance. A simple filter algorithm commonly used in real-time systems, a matrix-multiplication algorithm and the interaction of both are analysed with regard to cache-induced worst case penalties. Worst-case penalties are determined for different widely-used cache architectures. Some insights regarding the impact of cache architectures on worst-case execution are described.</abstract><pub>IEEE</pub><doi>10.1109/RTTAS.1997.601360</doi><tpages>12</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 0818680164
ispartof Proceedings Third IEEE Real-Time Technology and Applications Symposium, 1997, p.213-224
issn
language eng
recordid cdi_ieee_primary_601360
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Algorithm design and analysis
Costs
Filters
Milling machines
Operating systems
Real time systems
Rivers
Switches
Workstations
Yarn
title OS-controlled cache predictability for real-time systems
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T01%3A18%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=OS-controlled%20cache%20predictability%20for%20real-time%20systems&rft.btitle=Proceedings%20Third%20IEEE%20Real-Time%20Technology%20and%20Applications%20Symposium&rft.au=Liedtke,%20J.&rft.date=1997&rft.spage=213&rft.epage=224&rft.pages=213-224&rft.isbn=0818680164&rft.isbn_list=9780818680168&rft_id=info:doi/10.1109/RTTAS.1997.601360&rft_dat=%3Cieee_6IE%3E601360%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=601360&rfr_iscdi=true