Acceleration of mincut partitioning using hardware CAD accelerator TP5000

Acceleration of mincut partitioning using hardware CAD accelerator TP5000

This paper presents a new approach of data pipelining for mincut partitioning acceleration using a parallel computer. We choose the hardware CAD accelerator TP5000 to implement our approach. We obtain a speed improvement of 20 to 25 times as fast as a SPARCStation-10 by using 10 processors in the TP...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Sano, M., Shimogori, S., Hirose, F.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Acceleration
Concurrent computing
Design automation
Hardware
Laboratories
Partitioning algorithms
Pipeline processing
Signal design
Tin
Very large scale integration
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 64
container_issue
container_start_page 61
container_title
container_volume
creator Sano, M.
Shimogori, S.
Hirose, F.
description This paper presents a new approach of data pipelining for mincut partitioning acceleration using a parallel computer. We choose the hardware CAD accelerator TP5000 to implement our approach. We obtain a speed improvement of 20 to 25 times as fast as a SPARCStation-10 by using 10 processors in the TP5000.
doi_str_mv 10.1109/ASPDAC.1997.600059
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_600059</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>600059</ieee_id><sourcerecordid>600059</sourcerecordid><originalsourceid>FETCH-ieee_primary_6000593</originalsourceid><addsrcrecordid>eNp9Ts0KwjAYK4igaF9gp76A86u123osm6K3gbuPMjut7I92Q3x7N9SrEBJISAhCHgWfUhBbeUkTGftUiNAPAICLGcIijGAEY0GwEwuEnXuMEew58Igt0VkWha60Vb1pG9KWpDZNMfSkU7Y3k2eaGxncxHdlr09lNYllQtSv1lqSpXxcXKN5qSqn8VdXyDsesvi0MVrrvLOmVvaVf36xv-EbIt070g</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Acceleration of mincut partitioning using hardware CAD accelerator TP5000</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Sano, M. ; Shimogori, S. ; Hirose, F.</creator><creatorcontrib>Sano, M. ; Shimogori, S. ; Hirose, F.</creatorcontrib><description>This paper presents a new approach of data pipelining for mincut partitioning acceleration using a parallel computer. We choose the hardware CAD accelerator TP5000 to implement our approach. We obtain a speed improvement of 20 to 25 times as fast as a SPARCStation-10 by using 10 processors in the TP5000.</description><identifier>ISBN: 9780780336629</identifier><identifier>ISBN: 0780336623</identifier><identifier>DOI: 10.1109/ASPDAC.1997.600059</identifier><language>eng</language><publisher>IEEE</publisher><subject>Acceleration ; Concurrent computing ; Design automation ; Hardware ; Laboratories ; Partitioning algorithms ; Pipeline processing ; Signal design ; Tin ; Very large scale integration</subject><ispartof>Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference, 1997, p.61-64</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/600059$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/600059$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Sano, M.</creatorcontrib><creatorcontrib>Shimogori, S.</creatorcontrib><creatorcontrib>Hirose, F.</creatorcontrib><title>Acceleration of mincut partitioning using hardware CAD accelerator TP5000</title><title>Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference</title><addtitle>ASPDAC</addtitle><description>This paper presents a new approach of data pipelining for mincut partitioning acceleration using a parallel computer. We choose the hardware CAD accelerator TP5000 to implement our approach. We obtain a speed improvement of 20 to 25 times as fast as a SPARCStation-10 by using 10 processors in the TP5000.</description><subject>Acceleration</subject><subject>Concurrent computing</subject><subject>Design automation</subject><subject>Hardware</subject><subject>Laboratories</subject><subject>Partitioning algorithms</subject><subject>Pipeline processing</subject><subject>Signal design</subject><subject>Tin</subject><subject>Very large scale integration</subject><isbn>9780780336629</isbn><isbn>0780336623</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1997</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNp9Ts0KwjAYK4igaF9gp76A86u123osm6K3gbuPMjut7I92Q3x7N9SrEBJISAhCHgWfUhBbeUkTGftUiNAPAICLGcIijGAEY0GwEwuEnXuMEew58Igt0VkWha60Vb1pG9KWpDZNMfSkU7Y3k2eaGxncxHdlr09lNYllQtSv1lqSpXxcXKN5qSqn8VdXyDsesvi0MVrrvLOmVvaVf36xv-EbIt070g</recordid><startdate>1997</startdate><enddate>1997</enddate><creator>Sano, M.</creator><creator>Shimogori, S.</creator><creator>Hirose, F.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1997</creationdate><title>Acceleration of mincut partitioning using hardware CAD accelerator TP5000</title><author>Sano, M. ; Shimogori, S. ; Hirose, F.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_6000593</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1997</creationdate><topic>Acceleration</topic><topic>Concurrent computing</topic><topic>Design automation</topic><topic>Hardware</topic><topic>Laboratories</topic><topic>Partitioning algorithms</topic><topic>Pipeline processing</topic><topic>Signal design</topic><topic>Tin</topic><topic>Very large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Sano, M.</creatorcontrib><creatorcontrib>Shimogori, S.</creatorcontrib><creatorcontrib>Hirose, F.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sano, M.</au><au>Shimogori, S.</au><au>Hirose, F.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Acceleration of mincut partitioning using hardware CAD accelerator TP5000</atitle><btitle>Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference</btitle><stitle>ASPDAC</stitle><date>1997</date><risdate>1997</risdate><spage>61</spage><epage>64</epage><pages>61-64</pages><isbn>9780780336629</isbn><isbn>0780336623</isbn><abstract>This paper presents a new approach of data pipelining for mincut partitioning acceleration using a parallel computer. We choose the hardware CAD accelerator TP5000 to implement our approach. We obtain a speed improvement of 20 to 25 times as fast as a SPARCStation-10 by using 10 processors in the TP5000.</abstract><pub>IEEE</pub><doi>10.1109/ASPDAC.1997.600059</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9780780336629
ispartof Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference, 1997, p.61-64
issn
language eng
recordid cdi_ieee_primary_600059
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Acceleration
Concurrent computing
Design automation
Hardware
Laboratories
Partitioning algorithms
Pipeline processing
Signal design
Tin
Very large scale integration
title Acceleration of mincut partitioning using hardware CAD accelerator TP5000
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T17%3A14%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Acceleration%20of%20mincut%20partitioning%20using%20hardware%20CAD%20accelerator%20TP5000&rft.btitle=Proceedings%20of%20ASP-DAC%20'97:%20Asia%20and%20South%20Pacific%20Design%20Automation%20Conference&rft.au=Sano,%20M.&rft.date=1997&rft.spage=61&rft.epage=64&rft.pages=61-64&rft.isbn=9780780336629&rft.isbn_list=0780336623&rft_id=info:doi/10.1109/ASPDAC.1997.600059&rft_dat=%3Cieee_6IE%3E600059%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=600059&rfr_iscdi=true