Fast double-parallel image processing based on FPGA

Due to FPGA's flexibility and parallelism, it is popular for accelerating image processing. In this paper, a double-parallel architecture based on FPGA has been exploited to speed up median filter and edge detection tasks, which are essential steps during image processing. The double-parallel s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Li, Ye, Yao, Qingming, Tian, Bin, Xu, Wencong
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 102
container_issue
container_start_page 97
container_title
container_volume
creator Li, Ye
Yao, Qingming
Tian, Bin
Xu, Wencong
description Due to FPGA's flexibility and parallelism, it is popular for accelerating image processing. In this paper, a double-parallel architecture based on FPGA has been exploited to speed up median filter and edge detection tasks, which are essential steps during image processing. The double-parallel scheme includes an image-level parallel and an operation-level parallel. The image-level parallel is a high-level parallel which divides one image into different parts and processes them concurrently. The operation-level parallel, which is embedded in each image-level parallel thread, fully explores every parallel part inside the concrete algorithms. The corresponding design is based on a DE2 Development Board which contains a CYCLONE II FPGA device. Meanwhile, the same task has also been implemented on PC and DSP for performance comparison. Despite the fact that operating frequencies of used PC and DSP are much higher than FPGA's, FPGA costs less time per computed image than both of them. By taking advantage of the double-parallel technique, the speed/frequency ratio of FPGA is 202 times faster than PC and 147 times faster than DSP. Finally, a detailed discussion about different platforms is conducted, which analyzes advantages and disadvantages of used computing platforms. This paper reveals that the proposed double-parallel scheme can dramatically speed up image processing methods even on a low-cost FPGA platform with low frequency and limited resources, which is very meaningful for practical applications.
doi_str_mv 10.1109/ICVES.2011.5983754
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5983754</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5983754</ieee_id><sourcerecordid>5983754</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-111c8d35c432b8bf9198dbbb82bd39bac03490e5f370dfc71cf52f7af532923</originalsourceid><addsrcrecordid>eNo1j81Kw0AUhUdEUGteQDfzAolzZzKZucsSmlooKCpuy_zcKZHYhExd-PYWrGdz-DaH7zB2D6ICEPi4aT9Wb5UUAJVGq4yuL1iBxkKtjRHaaH3Jbv-hgWtW5PwpTmkaNKa5Yapz-cjj-O0HKic3u2Gggfdfbk98msdAOfeHPfcuU-TjgXcv6-Udu0puyFSce8Feu9V7-1Run9ebdrktexTHEgCCjUqHWklvfUJAG733Vvqo0LsgVI2CdFJGxBQMhKRlMi5pJVGqBXv4G-2JaDfNJ6X5Z3c-qX4BsKREvw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Fast double-parallel image processing based on FPGA</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Li, Ye ; Yao, Qingming ; Tian, Bin ; Xu, Wencong</creator><creatorcontrib>Li, Ye ; Yao, Qingming ; Tian, Bin ; Xu, Wencong</creatorcontrib><description>Due to FPGA's flexibility and parallelism, it is popular for accelerating image processing. In this paper, a double-parallel architecture based on FPGA has been exploited to speed up median filter and edge detection tasks, which are essential steps during image processing. The double-parallel scheme includes an image-level parallel and an operation-level parallel. The image-level parallel is a high-level parallel which divides one image into different parts and processes them concurrently. The operation-level parallel, which is embedded in each image-level parallel thread, fully explores every parallel part inside the concrete algorithms. The corresponding design is based on a DE2 Development Board which contains a CYCLONE II FPGA device. Meanwhile, the same task has also been implemented on PC and DSP for performance comparison. Despite the fact that operating frequencies of used PC and DSP are much higher than FPGA's, FPGA costs less time per computed image than both of them. By taking advantage of the double-parallel technique, the speed/frequency ratio of FPGA is 202 times faster than PC and 147 times faster than DSP. Finally, a detailed discussion about different platforms is conducted, which analyzes advantages and disadvantages of used computing platforms. This paper reveals that the proposed double-parallel scheme can dramatically speed up image processing methods even on a low-cost FPGA platform with low frequency and limited resources, which is very meaningful for practical applications.</description><identifier>ISBN: 1457705761</identifier><identifier>ISBN: 9781457705762</identifier><identifier>EISBN: 9781457705755</identifier><identifier>EISBN: 145770577X</identifier><identifier>EISBN: 9781457705779</identifier><identifier>EISBN: 1457705753</identifier><identifier>DOI: 10.1109/ICVES.2011.5983754</identifier><language>eng</language><publisher>IEEE</publisher><subject>Detectors ; Digital signal processing ; Double-parallel ; edge detection ; Field programmable gate arrays ; FPGA ; Hardware ; Image edge detection ; image filter ; Kernel</subject><ispartof>Proceedings of 2011 IEEE International Conference on Vehicular Electronics and Safety, 2011, p.97-102</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5983754$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5983754$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Li, Ye</creatorcontrib><creatorcontrib>Yao, Qingming</creatorcontrib><creatorcontrib>Tian, Bin</creatorcontrib><creatorcontrib>Xu, Wencong</creatorcontrib><title>Fast double-parallel image processing based on FPGA</title><title>Proceedings of 2011 IEEE International Conference on Vehicular Electronics and Safety</title><addtitle>ICVES</addtitle><description>Due to FPGA's flexibility and parallelism, it is popular for accelerating image processing. In this paper, a double-parallel architecture based on FPGA has been exploited to speed up median filter and edge detection tasks, which are essential steps during image processing. The double-parallel scheme includes an image-level parallel and an operation-level parallel. The image-level parallel is a high-level parallel which divides one image into different parts and processes them concurrently. The operation-level parallel, which is embedded in each image-level parallel thread, fully explores every parallel part inside the concrete algorithms. The corresponding design is based on a DE2 Development Board which contains a CYCLONE II FPGA device. Meanwhile, the same task has also been implemented on PC and DSP for performance comparison. Despite the fact that operating frequencies of used PC and DSP are much higher than FPGA's, FPGA costs less time per computed image than both of them. By taking advantage of the double-parallel technique, the speed/frequency ratio of FPGA is 202 times faster than PC and 147 times faster than DSP. Finally, a detailed discussion about different platforms is conducted, which analyzes advantages and disadvantages of used computing platforms. This paper reveals that the proposed double-parallel scheme can dramatically speed up image processing methods even on a low-cost FPGA platform with low frequency and limited resources, which is very meaningful for practical applications.</description><subject>Detectors</subject><subject>Digital signal processing</subject><subject>Double-parallel</subject><subject>edge detection</subject><subject>Field programmable gate arrays</subject><subject>FPGA</subject><subject>Hardware</subject><subject>Image edge detection</subject><subject>image filter</subject><subject>Kernel</subject><isbn>1457705761</isbn><isbn>9781457705762</isbn><isbn>9781457705755</isbn><isbn>145770577X</isbn><isbn>9781457705779</isbn><isbn>1457705753</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1j81Kw0AUhUdEUGteQDfzAolzZzKZucsSmlooKCpuy_zcKZHYhExd-PYWrGdz-DaH7zB2D6ICEPi4aT9Wb5UUAJVGq4yuL1iBxkKtjRHaaH3Jbv-hgWtW5PwpTmkaNKa5Yapz-cjj-O0HKic3u2Gggfdfbk98msdAOfeHPfcuU-TjgXcv6-Udu0puyFSce8Feu9V7-1Run9ebdrktexTHEgCCjUqHWklvfUJAG733Vvqo0LsgVI2CdFJGxBQMhKRlMi5pJVGqBXv4G-2JaDfNJ6X5Z3c-qX4BsKREvw</recordid><startdate>201107</startdate><enddate>201107</enddate><creator>Li, Ye</creator><creator>Yao, Qingming</creator><creator>Tian, Bin</creator><creator>Xu, Wencong</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201107</creationdate><title>Fast double-parallel image processing based on FPGA</title><author>Li, Ye ; Yao, Qingming ; Tian, Bin ; Xu, Wencong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-111c8d35c432b8bf9198dbbb82bd39bac03490e5f370dfc71cf52f7af532923</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Detectors</topic><topic>Digital signal processing</topic><topic>Double-parallel</topic><topic>edge detection</topic><topic>Field programmable gate arrays</topic><topic>FPGA</topic><topic>Hardware</topic><topic>Image edge detection</topic><topic>image filter</topic><topic>Kernel</topic><toplevel>online_resources</toplevel><creatorcontrib>Li, Ye</creatorcontrib><creatorcontrib>Yao, Qingming</creatorcontrib><creatorcontrib>Tian, Bin</creatorcontrib><creatorcontrib>Xu, Wencong</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Li, Ye</au><au>Yao, Qingming</au><au>Tian, Bin</au><au>Xu, Wencong</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Fast double-parallel image processing based on FPGA</atitle><btitle>Proceedings of 2011 IEEE International Conference on Vehicular Electronics and Safety</btitle><stitle>ICVES</stitle><date>2011-07</date><risdate>2011</risdate><spage>97</spage><epage>102</epage><pages>97-102</pages><isbn>1457705761</isbn><isbn>9781457705762</isbn><eisbn>9781457705755</eisbn><eisbn>145770577X</eisbn><eisbn>9781457705779</eisbn><eisbn>1457705753</eisbn><abstract>Due to FPGA's flexibility and parallelism, it is popular for accelerating image processing. In this paper, a double-parallel architecture based on FPGA has been exploited to speed up median filter and edge detection tasks, which are essential steps during image processing. The double-parallel scheme includes an image-level parallel and an operation-level parallel. The image-level parallel is a high-level parallel which divides one image into different parts and processes them concurrently. The operation-level parallel, which is embedded in each image-level parallel thread, fully explores every parallel part inside the concrete algorithms. The corresponding design is based on a DE2 Development Board which contains a CYCLONE II FPGA device. Meanwhile, the same task has also been implemented on PC and DSP for performance comparison. Despite the fact that operating frequencies of used PC and DSP are much higher than FPGA's, FPGA costs less time per computed image than both of them. By taking advantage of the double-parallel technique, the speed/frequency ratio of FPGA is 202 times faster than PC and 147 times faster than DSP. Finally, a detailed discussion about different platforms is conducted, which analyzes advantages and disadvantages of used computing platforms. This paper reveals that the proposed double-parallel scheme can dramatically speed up image processing methods even on a low-cost FPGA platform with low frequency and limited resources, which is very meaningful for practical applications.</abstract><pub>IEEE</pub><doi>10.1109/ICVES.2011.5983754</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 1457705761
ispartof Proceedings of 2011 IEEE International Conference on Vehicular Electronics and Safety, 2011, p.97-102
issn
language eng
recordid cdi_ieee_primary_5983754
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Detectors
Digital signal processing
Double-parallel
edge detection
Field programmable gate arrays
FPGA
Hardware
Image edge detection
image filter
Kernel
title Fast double-parallel image processing based on FPGA
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T20%3A41%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Fast%20double-parallel%20image%20processing%20based%20on%20FPGA&rft.btitle=Proceedings%20of%202011%20IEEE%20International%20Conference%20on%20Vehicular%20Electronics%20and%20Safety&rft.au=Li,%20Ye&rft.date=2011-07&rft.spage=97&rft.epage=102&rft.pages=97-102&rft.isbn=1457705761&rft.isbn_list=9781457705762&rft_id=info:doi/10.1109/ICVES.2011.5983754&rft_dat=%3Cieee_6IE%3E5983754%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781457705755&rft.eisbn_list=145770577X&rft.eisbn_list=9781457705779&rft.eisbn_list=1457705753&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5983754&rfr_iscdi=true