Formal Verification Of Content Addressable Memories Using Symbolic Trajectory Evaluation

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Pandey, M., Raimi, R., Bryant, R.E., Abadir, M.S.
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Associative memory CADCAM Cams Circuits Computer aided manufacturing Encoding Formal verification Microprocessors Modems Permission
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page	172
container_issue
container_start_page	167
container_title
container_volume
creator	Pandey, M. Raimi, R. Bryant, R.E. Abadir, M.S.
description
doi_str_mv	10.1109/DAC.1997.597138
format	Conference Proceeding
fullrecord	<record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_597138</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>597138</ieee_id><sourcerecordid>597138</sourcerecordid><originalsourceid>FETCH-ieee_primary_5971383</originalsourceid><addsrcrecordid>eNp9jj0LwjAUAAMq-DkLTu8PWF9Itc0oVXERB6u4SVpfJZI2klSh_15QZ6cbDo5jbMwx4BzlbLVMAi5lFMxlxEXcYn2MYhQhSoFt1sNIxFOOeO6yvvd3RAz5gvfYeWNdqQycyOlC56rWtoJ9AYmtaqpqWF6vjrxXmSHYUWmdJg9Hr6sbHJoys0bnkDp1p7y2roH1S5nnJzJknUIZT6MfB2yyWafJdqqJ6PJwulSuuXxnxV_5BmMCQmY</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Formal Verification Of Content Addressable Memories Using Symbolic Trajectory Evaluation</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Pandey, M. ; Raimi, R. ; Bryant, R.E. ; Abadir, M.S.</creator><creatorcontrib>Pandey, M. ; Raimi, R. ; Bryant, R.E. ; Abadir, M.S.</creatorcontrib><identifier>ISSN: 0738-100X</identifier><identifier>ISBN: 0780340930</identifier><identifier>ISBN: 9780780340930</identifier><identifier>DOI: 10.1109/DAC.1997.597138</identifier><language>eng</language><publisher>IEEE</publisher><subject>Associative memory ; CADCAM ; Cams ; Circuits ; Computer aided manufacturing ; Encoding ; Formal verification ; Microprocessors ; Modems ; Permission</subject><ispartof>Proceedings of the 34th Design Automation Conference, 1997, p.167-172</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/597138$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,796,2056,4048,4049,27924,54757,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/597138$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Pandey, M.</creatorcontrib><creatorcontrib>Raimi, R.</creatorcontrib><creatorcontrib>Bryant, R.E.</creatorcontrib><creatorcontrib>Abadir, M.S.</creatorcontrib><title>Formal Verification Of Content Addressable Memories Using Symbolic Trajectory Evaluation</title><title>Proceedings of the 34th Design Automation Conference</title><addtitle>DAC</addtitle><subject>Associative memory</subject><subject>CADCAM</subject><subject>Cams</subject><subject>Circuits</subject><subject>Computer aided manufacturing</subject><subject>Encoding</subject><subject>Formal verification</subject><subject>Microprocessors</subject><subject>Modems</subject><subject>Permission</subject><issn>0738-100X</issn><isbn>0780340930</isbn><isbn>9780780340930</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1997</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNp9jj0LwjAUAAMq-DkLTu8PWF9Itc0oVXERB6u4SVpfJZI2klSh_15QZ6cbDo5jbMwx4BzlbLVMAi5lFMxlxEXcYn2MYhQhSoFt1sNIxFOOeO6yvvd3RAz5gvfYeWNdqQycyOlC56rWtoJ9AYmtaqpqWF6vjrxXmSHYUWmdJg9Hr6sbHJoys0bnkDp1p7y2roH1S5nnJzJknUIZT6MfB2yyWafJdqqJ6PJwulSuuXxnxV_5BmMCQmY</recordid><startdate>1997</startdate><enddate>1997</enddate><creator>Pandey, M.</creator><creator>Raimi, R.</creator><creator>Bryant, R.E.</creator><creator>Abadir, M.S.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1997</creationdate><title>Formal Verification Of Content Addressable Memories Using Symbolic Trajectory Evaluation</title><author>Pandey, M. ; Raimi, R. ; Bryant, R.E. ; Abadir, M.S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_5971383</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1997</creationdate><topic>Associative memory</topic><topic>CADCAM</topic><topic>Cams</topic><topic>Circuits</topic><topic>Computer aided manufacturing</topic><topic>Encoding</topic><topic>Formal verification</topic><topic>Microprocessors</topic><topic>Modems</topic><topic>Permission</topic><toplevel>online_resources</toplevel><creatorcontrib>Pandey, M.</creatorcontrib><creatorcontrib>Raimi, R.</creatorcontrib><creatorcontrib>Bryant, R.E.</creatorcontrib><creatorcontrib>Abadir, M.S.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Pandey, M.</au><au>Raimi, R.</au><au>Bryant, R.E.</au><au>Abadir, M.S.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Formal Verification Of Content Addressable Memories Using Symbolic Trajectory Evaluation</atitle><btitle>Proceedings of the 34th Design Automation Conference</btitle><stitle>DAC</stitle><date>1997</date><risdate>1997</risdate><spage>167</spage><epage>172</epage><pages>167-172</pages><issn>0738-100X</issn><isbn>0780340930</isbn><isbn>9780780340930</isbn><pub>IEEE</pub><doi>10.1109/DAC.1997.597138</doi></addata></record>
fulltext	fulltext_linktorsrc
identifier	ISSN: 0738-100X
ispartof	Proceedings of the 34th Design Automation Conference, 1997, p.167-172
issn	0738-100X
language	eng
recordid	cdi_ieee_primary_597138
source	IEEE Electronic Library (IEL) Conference Proceedings
subjects	Associative memory CADCAM Cams Circuits Computer aided manufacturing Encoding Formal verification Microprocessors Modems Permission
title	Formal Verification Of Content Addressable Memories Using Symbolic Trajectory Evaluation
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T00%3A31%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Formal%20Verification%20Of%20Content%20Addressable%20Memories%20Using%20Symbolic%20Trajectory%20Evaluation&rft.btitle=Proceedings%20of%20the%2034th%20Design%20Automation%20Conference&rft.au=Pandey,%20M.&rft.date=1997&rft.spage=167&rft.epage=172&rft.pages=167-172&rft.issn=0738-100X&rft.isbn=0780340930&rft.isbn_list=9780780340930&rft_id=info:doi/10.1109/DAC.1997.597138&rft_dat=%3Cieee_6IE%3E597138%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=597138&rfr_iscdi=true