A new synthesis methodology for reliable RF front-end Design
A low power and low cost WLAN/WiMAX RF front- end requires more advanced CMOS technologies whose transistor parameters degradation is becoming worse. Few published works has presented the reliability results for RF circuits. In order to fill this gap, we develop a new synthesis methodology for relia...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 2929 |
|---|---|
| container_issue | |
| container_start_page | 2926 |
| container_title | |
| container_volume | |
| creator | Ferreira, Pietro M. Petit, Herve Naviner, Jean-Francois |
| description | A low power and low cost WLAN/WiMAX RF front- end requires more advanced CMOS technologies whose transistor parameters degradation is becoming worse. Few published works has presented the reliability results for RF circuits. In order to fill this gap, we develop a new synthesis methodology for reliable RF front-end design using the design example of a reliable BLIXER. The first steps of our synthesis methodology is a transistor ageing simulation. Then, we calculate an estimation of the circuit performance and ageing using the circuit design equations and the total derivatives. Thus, we can find the required bias and sizing improving the circuit reliability. The simulation results of the typical circuit are coherent with the WLAN/WiMAX RF front-end specifications. Despite the integrated process variability and mismatch, we observe that 96.4 % of the simulation runs have Gain >; 10.0 dB, and 92.1% of the simulation runs have NF max |
| doi_str_mv | 10.1109/ISCAS.2011.5938204 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>hal_6IE</sourceid><recordid>TN_cdi_ieee_primary_5938204</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5938204</ieee_id><sourcerecordid>oai_HAL_hal_01222152v1</sourcerecordid><originalsourceid>FETCH-LOGICAL-h253t-17ca55f963df4a74e236a31c7124e55b2832382c369f52ad3c2fd17edf6851893</originalsourceid><addsrcrecordid>eNpFkE1Lw0AQhtcvsNb-Ab3s1UPqzuxudgNeQrW2EBCsnsM2mW0iaSJJUPLvjbToXF6Y92HgGcZuQMwBRHS_3izizRwFwFxH0qJQJ-wKFCoVKaP0KZsgaBuARn32X0hzziYCDQRKCrxks677EOOEobVGTdhDzGv65t1Q9wV1Zcf31BdN3lTNbuC-aXlLVem2FfHXJfdtU_cB1Tl_HNldfc0uvKs6mh1zyt6XT2-LVZC8PK8XcRIUqGUfgMmc1j4KZe6VM4pQhk5CZgAVab1FK3EUymQYeY0ulxn6HAzlPrQabCSn7O5wt3BV-tmWe9cOaePKdBUn6e9OAOJoj18wsrcHtiSiP_j4MfkD_VxYwg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A new synthesis methodology for reliable RF front-end Design</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Ferreira, Pietro M. ; Petit, Herve ; Naviner, Jean-Francois</creator><creatorcontrib>Ferreira, Pietro M. ; Petit, Herve ; Naviner, Jean-Francois</creatorcontrib><description>A low power and low cost WLAN/WiMAX RF front- end requires more advanced CMOS technologies whose transistor parameters degradation is becoming worse. Few published works has presented the reliability results for RF circuits. In order to fill this gap, we develop a new synthesis methodology for reliable RF front-end design using the design example of a reliable BLIXER. The first steps of our synthesis methodology is a transistor ageing simulation. Then, we calculate an estimation of the circuit performance and ageing using the circuit design equations and the total derivatives. Thus, we can find the required bias and sizing improving the circuit reliability. The simulation results of the typical circuit are coherent with the WLAN/WiMAX RF front-end specifications. Despite the integrated process variability and mismatch, we observe that 96.4 % of the simulation runs have Gain >; 10.0 dB, and 92.1% of the simulation runs have NF max <; 5.0 dB. Moreover, the BLIXER ageing degradation is negligible according to the fitted Poisson distribution of the power consumption for 99.9% of confidence. Going further, we can say that the synthesis methodology proposed and developed for a RF front-end design can be exploited in different AMS/RF circuits and also generalized for a single bottom- up reliable-system design approach.</description><identifier>ISSN: 0271-4302</identifier><identifier>ISBN: 1424494737</identifier><identifier>ISBN: 9781424494736</identifier><identifier>EISSN: 2158-1525</identifier><identifier>EISBN: 1424494745</identifier><identifier>EISBN: 9781424494729</identifier><identifier>EISBN: 9781424494743</identifier><identifier>EISBN: 1424494729</identifier><identifier>DOI: 10.1109/ISCAS.2011.5938204</identifier><language>eng</language><publisher>IEEE</publisher><subject>Aging ; Degradation ; Electronics ; Engineering Sciences ; Integrated circuit reliability ; Mathematical model ; Micro and nanotechnologies ; Microelectronics ; Radio frequency ; Reliability engineering ; Transistors</subject><ispartof>2011 IEEE International Symposium of Circuits and Systems (ISCAS), 2011, p.2926-2929</ispartof><rights>Distributed under a Creative Commons Attribution 4.0 International License</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><orcidid>0000-0002-0038-9058</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5938204$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>230,309,310,780,784,789,790,885,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5938204$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttps://hal.science/hal-01222152$$DView record in HAL$$Hfree_for_read</backlink></links><search><creatorcontrib>Ferreira, Pietro M.</creatorcontrib><creatorcontrib>Petit, Herve</creatorcontrib><creatorcontrib>Naviner, Jean-Francois</creatorcontrib><title>A new synthesis methodology for reliable RF front-end Design</title><title>2011 IEEE International Symposium of Circuits and Systems (ISCAS)</title><addtitle>ISCAS</addtitle><description>A low power and low cost WLAN/WiMAX RF front- end requires more advanced CMOS technologies whose transistor parameters degradation is becoming worse. Few published works has presented the reliability results for RF circuits. In order to fill this gap, we develop a new synthesis methodology for reliable RF front-end design using the design example of a reliable BLIXER. The first steps of our synthesis methodology is a transistor ageing simulation. Then, we calculate an estimation of the circuit performance and ageing using the circuit design equations and the total derivatives. Thus, we can find the required bias and sizing improving the circuit reliability. The simulation results of the typical circuit are coherent with the WLAN/WiMAX RF front-end specifications. Despite the integrated process variability and mismatch, we observe that 96.4 % of the simulation runs have Gain >; 10.0 dB, and 92.1% of the simulation runs have NF max <; 5.0 dB. Moreover, the BLIXER ageing degradation is negligible according to the fitted Poisson distribution of the power consumption for 99.9% of confidence. Going further, we can say that the synthesis methodology proposed and developed for a RF front-end design can be exploited in different AMS/RF circuits and also generalized for a single bottom- up reliable-system design approach.</description><subject>Aging</subject><subject>Degradation</subject><subject>Electronics</subject><subject>Engineering Sciences</subject><subject>Integrated circuit reliability</subject><subject>Mathematical model</subject><subject>Micro and nanotechnologies</subject><subject>Microelectronics</subject><subject>Radio frequency</subject><subject>Reliability engineering</subject><subject>Transistors</subject><issn>0271-4302</issn><issn>2158-1525</issn><isbn>1424494737</isbn><isbn>9781424494736</isbn><isbn>1424494745</isbn><isbn>9781424494729</isbn><isbn>9781424494743</isbn><isbn>1424494729</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFkE1Lw0AQhtcvsNb-Ab3s1UPqzuxudgNeQrW2EBCsnsM2mW0iaSJJUPLvjbToXF6Y92HgGcZuQMwBRHS_3izizRwFwFxH0qJQJ-wKFCoVKaP0KZsgaBuARn32X0hzziYCDQRKCrxks677EOOEobVGTdhDzGv65t1Q9wV1Zcf31BdN3lTNbuC-aXlLVem2FfHXJfdtU_cB1Tl_HNldfc0uvKs6mh1zyt6XT2-LVZC8PK8XcRIUqGUfgMmc1j4KZe6VM4pQhk5CZgAVab1FK3EUymQYeY0ulxn6HAzlPrQabCSn7O5wt3BV-tmWe9cOaePKdBUn6e9OAOJoj18wsrcHtiSiP_j4MfkD_VxYwg</recordid><startdate>201105</startdate><enddate>201105</enddate><creator>Ferreira, Pietro M.</creator><creator>Petit, Herve</creator><creator>Naviner, Jean-Francois</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>1XC</scope><scope>VOOES</scope><orcidid>https://orcid.org/0000-0002-0038-9058</orcidid></search><sort><creationdate>201105</creationdate><title>A new synthesis methodology for reliable RF front-end Design</title><author>Ferreira, Pietro M. ; Petit, Herve ; Naviner, Jean-Francois</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-h253t-17ca55f963df4a74e236a31c7124e55b2832382c369f52ad3c2fd17edf6851893</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Aging</topic><topic>Degradation</topic><topic>Electronics</topic><topic>Engineering Sciences</topic><topic>Integrated circuit reliability</topic><topic>Mathematical model</topic><topic>Micro and nanotechnologies</topic><topic>Microelectronics</topic><topic>Radio frequency</topic><topic>Reliability engineering</topic><topic>Transistors</topic><toplevel>online_resources</toplevel><creatorcontrib>Ferreira, Pietro M.</creatorcontrib><creatorcontrib>Petit, Herve</creatorcontrib><creatorcontrib>Naviner, Jean-Francois</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Hyper Article en Ligne (HAL)</collection><collection>Hyper Article en Ligne (HAL) (Open Access)</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ferreira, Pietro M.</au><au>Petit, Herve</au><au>Naviner, Jean-Francois</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A new synthesis methodology for reliable RF front-end Design</atitle><btitle>2011 IEEE International Symposium of Circuits and Systems (ISCAS)</btitle><stitle>ISCAS</stitle><date>2011-05</date><risdate>2011</risdate><spage>2926</spage><epage>2929</epage><pages>2926-2929</pages><issn>0271-4302</issn><eissn>2158-1525</eissn><isbn>1424494737</isbn><isbn>9781424494736</isbn><eisbn>1424494745</eisbn><eisbn>9781424494729</eisbn><eisbn>9781424494743</eisbn><eisbn>1424494729</eisbn><abstract>A low power and low cost WLAN/WiMAX RF front- end requires more advanced CMOS technologies whose transistor parameters degradation is becoming worse. Few published works has presented the reliability results for RF circuits. In order to fill this gap, we develop a new synthesis methodology for reliable RF front-end design using the design example of a reliable BLIXER. The first steps of our synthesis methodology is a transistor ageing simulation. Then, we calculate an estimation of the circuit performance and ageing using the circuit design equations and the total derivatives. Thus, we can find the required bias and sizing improving the circuit reliability. The simulation results of the typical circuit are coherent with the WLAN/WiMAX RF front-end specifications. Despite the integrated process variability and mismatch, we observe that 96.4 % of the simulation runs have Gain >; 10.0 dB, and 92.1% of the simulation runs have NF max <; 5.0 dB. Moreover, the BLIXER ageing degradation is negligible according to the fitted Poisson distribution of the power consumption for 99.9% of confidence. Going further, we can say that the synthesis methodology proposed and developed for a RF front-end design can be exploited in different AMS/RF circuits and also generalized for a single bottom- up reliable-system design approach.</abstract><pub>IEEE</pub><doi>10.1109/ISCAS.2011.5938204</doi><tpages>4</tpages><orcidid>https://orcid.org/0000-0002-0038-9058</orcidid><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0271-4302 |
| ispartof | 2011 IEEE International Symposium of Circuits and Systems (ISCAS), 2011, p.2926-2929 |
| issn | 0271-4302 2158-1525 |
| language | eng |
| recordid | cdi_ieee_primary_5938204 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Aging Degradation Electronics Engineering Sciences Integrated circuit reliability Mathematical model Micro and nanotechnologies Microelectronics Radio frequency Reliability engineering Transistors |
| title | A new synthesis methodology for reliable RF front-end Design |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T00%3A41%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-hal_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20new%20synthesis%20methodology%20for%20reliable%20RF%20front-end%20Design&rft.btitle=2011%20IEEE%20International%20Symposium%20of%20Circuits%20and%20Systems%20(ISCAS)&rft.au=Ferreira,%20Pietro%20M.&rft.date=2011-05&rft.spage=2926&rft.epage=2929&rft.pages=2926-2929&rft.issn=0271-4302&rft.eissn=2158-1525&rft.isbn=1424494737&rft.isbn_list=9781424494736&rft_id=info:doi/10.1109/ISCAS.2011.5938204&rft_dat=%3Chal_6IE%3Eoai_HAL_hal_01222152v1%3C/hal_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424494745&rft.eisbn_list=9781424494729&rft.eisbn_list=9781424494743&rft.eisbn_list=1424494729&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5938204&rfr_iscdi=true |