GPU-enabled parallel processing for image halftoning applications

Programmable Graphics Processing Unit (GPU) has emerged as a powerful parallel processing architecture for various applications requiring a large amount of CPU cycles. In this paper, we study the feasibility for using this architecture for image halftoning, in particular implementing computationally...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Trager, B., Chai Wah Wu, Stanich, M., Chandu, K.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 1531
container_issue
container_start_page 1528
container_title
container_volume
creator Trager, B.
Chai Wah Wu
Stanich, M.
Chandu, K.
description Programmable Graphics Processing Unit (GPU) has emerged as a powerful parallel processing architecture for various applications requiring a large amount of CPU cycles. In this paper, we study the feasibility for using this architecture for image halftoning, in particular implementing computationally intensive neighborhood halftoning algorithms such as error diffusion and Direct Binary Search (DBS). We show that it is possible to deliver very high performance even for high speed printers.
doi_str_mv 10.1109/ISCAS.2011.5937866
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5937866</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5937866</ieee_id><sourcerecordid>5937866</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-77a49104b9b7f5c062431d9945905f7e6228f3160f1fce1c7fed643e334d0d9a3</originalsourceid><addsrcrecordid>eNpFkF9LwzAUxeM_sM59AX3pF2jNTW6S5rEUNwcDhbnnkbY3MxLb0vbFb-_EgeflwPnB4XAYewCeA3D7tNlV5S4XHCBXVppC6wt2BygQLRpUlywRoIoMlFBX_0Caa5ZwYSBDycUtW07TJz9J66IwmLBy_bbPqHN1pDYd3OhipJgOY9_QNIXumPp-TMOXO1L64aKf--43dMMQQ-Pm0HfTPbvxLk60PPuC7VfP79VLtn1db6pymwUwas6McWiBY21r41XDtUAJrbWoLFfekBai8BI09-AbgsZ4ajVKkhJb3lonF-zxrzcQ0WEYT6PG78P5CvkD3NdN3g</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>GPU-enabled parallel processing for image halftoning applications</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Trager, B. ; Chai Wah Wu ; Stanich, M. ; Chandu, K.</creator><creatorcontrib>Trager, B. ; Chai Wah Wu ; Stanich, M. ; Chandu, K.</creatorcontrib><description>Programmable Graphics Processing Unit (GPU) has emerged as a powerful parallel processing architecture for various applications requiring a large amount of CPU cycles. In this paper, we study the feasibility for using this architecture for image halftoning, in particular implementing computationally intensive neighborhood halftoning algorithms such as error diffusion and Direct Binary Search (DBS). We show that it is possible to deliver very high performance even for high speed printers.</description><identifier>ISSN: 0271-4302</identifier><identifier>ISBN: 1424494737</identifier><identifier>ISBN: 9781424494736</identifier><identifier>EISSN: 2158-1525</identifier><identifier>EISBN: 1424494745</identifier><identifier>EISBN: 9781424494729</identifier><identifier>EISBN: 9781424494743</identifier><identifier>EISBN: 1424494729</identifier><identifier>DOI: 10.1109/ISCAS.2011.5937866</identifier><language>eng</language><publisher>IEEE</publisher><subject>Arrays ; Graphics processing unit ; Kernel ; Parallel processing ; Pixel ; Satellite broadcasting</subject><ispartof>2011 IEEE International Symposium of Circuits and Systems (ISCAS), 2011, p.1528-1531</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5937866$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5937866$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Trager, B.</creatorcontrib><creatorcontrib>Chai Wah Wu</creatorcontrib><creatorcontrib>Stanich, M.</creatorcontrib><creatorcontrib>Chandu, K.</creatorcontrib><title>GPU-enabled parallel processing for image halftoning applications</title><title>2011 IEEE International Symposium of Circuits and Systems (ISCAS)</title><addtitle>ISCAS</addtitle><description>Programmable Graphics Processing Unit (GPU) has emerged as a powerful parallel processing architecture for various applications requiring a large amount of CPU cycles. In this paper, we study the feasibility for using this architecture for image halftoning, in particular implementing computationally intensive neighborhood halftoning algorithms such as error diffusion and Direct Binary Search (DBS). We show that it is possible to deliver very high performance even for high speed printers.</description><subject>Arrays</subject><subject>Graphics processing unit</subject><subject>Kernel</subject><subject>Parallel processing</subject><subject>Pixel</subject><subject>Satellite broadcasting</subject><issn>0271-4302</issn><issn>2158-1525</issn><isbn>1424494737</isbn><isbn>9781424494736</isbn><isbn>1424494745</isbn><isbn>9781424494729</isbn><isbn>9781424494743</isbn><isbn>1424494729</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFkF9LwzAUxeM_sM59AX3pF2jNTW6S5rEUNwcDhbnnkbY3MxLb0vbFb-_EgeflwPnB4XAYewCeA3D7tNlV5S4XHCBXVppC6wt2BygQLRpUlywRoIoMlFBX_0Caa5ZwYSBDycUtW07TJz9J66IwmLBy_bbPqHN1pDYd3OhipJgOY9_QNIXumPp-TMOXO1L64aKf--43dMMQQ-Pm0HfTPbvxLk60PPuC7VfP79VLtn1db6pymwUwas6McWiBY21r41XDtUAJrbWoLFfekBai8BI09-AbgsZ4ajVKkhJb3lonF-zxrzcQ0WEYT6PG78P5CvkD3NdN3g</recordid><startdate>201105</startdate><enddate>201105</enddate><creator>Trager, B.</creator><creator>Chai Wah Wu</creator><creator>Stanich, M.</creator><creator>Chandu, K.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201105</creationdate><title>GPU-enabled parallel processing for image halftoning applications</title><author>Trager, B. ; Chai Wah Wu ; Stanich, M. ; Chandu, K.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-77a49104b9b7f5c062431d9945905f7e6228f3160f1fce1c7fed643e334d0d9a3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Arrays</topic><topic>Graphics processing unit</topic><topic>Kernel</topic><topic>Parallel processing</topic><topic>Pixel</topic><topic>Satellite broadcasting</topic><toplevel>online_resources</toplevel><creatorcontrib>Trager, B.</creatorcontrib><creatorcontrib>Chai Wah Wu</creatorcontrib><creatorcontrib>Stanich, M.</creatorcontrib><creatorcontrib>Chandu, K.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Trager, B.</au><au>Chai Wah Wu</au><au>Stanich, M.</au><au>Chandu, K.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>GPU-enabled parallel processing for image halftoning applications</atitle><btitle>2011 IEEE International Symposium of Circuits and Systems (ISCAS)</btitle><stitle>ISCAS</stitle><date>2011-05</date><risdate>2011</risdate><spage>1528</spage><epage>1531</epage><pages>1528-1531</pages><issn>0271-4302</issn><eissn>2158-1525</eissn><isbn>1424494737</isbn><isbn>9781424494736</isbn><eisbn>1424494745</eisbn><eisbn>9781424494729</eisbn><eisbn>9781424494743</eisbn><eisbn>1424494729</eisbn><abstract>Programmable Graphics Processing Unit (GPU) has emerged as a powerful parallel processing architecture for various applications requiring a large amount of CPU cycles. In this paper, we study the feasibility for using this architecture for image halftoning, in particular implementing computationally intensive neighborhood halftoning algorithms such as error diffusion and Direct Binary Search (DBS). We show that it is possible to deliver very high performance even for high speed printers.</abstract><pub>IEEE</pub><doi>10.1109/ISCAS.2011.5937866</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0271-4302
ispartof 2011 IEEE International Symposium of Circuits and Systems (ISCAS), 2011, p.1528-1531
issn 0271-4302
2158-1525
language eng
recordid cdi_ieee_primary_5937866
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Arrays
Graphics processing unit
Kernel
Parallel processing
Pixel
Satellite broadcasting
title GPU-enabled parallel processing for image halftoning applications
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T09%3A53%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=GPU-enabled%20parallel%20processing%20for%20image%20halftoning%20applications&rft.btitle=2011%20IEEE%20International%20Symposium%20of%20Circuits%20and%20Systems%20(ISCAS)&rft.au=Trager,%20B.&rft.date=2011-05&rft.spage=1528&rft.epage=1531&rft.pages=1528-1531&rft.issn=0271-4302&rft.eissn=2158-1525&rft.isbn=1424494737&rft.isbn_list=9781424494736&rft_id=info:doi/10.1109/ISCAS.2011.5937866&rft_dat=%3Cieee_6IE%3E5937866%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424494745&rft.eisbn_list=9781424494729&rft.eisbn_list=9781424494743&rft.eisbn_list=1424494729&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5937866&rfr_iscdi=true