Bumping and stacking processes for 3D IC using fluxfree polymer
A novel, maskless, low-volume bumping material, called solder bump maker, which is composed of a resin and low-melting-point solder powder, has been developed to make solder bumps on TSVs. With the coining process, the standard deviation of bump heights became 1μm. Fluxing underfill which features a...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1751 |
|---|---|
| container_issue | |
| container_start_page | 1746 |
| container_title | |
| container_volume | |
| creator | Kwang-Seong Choi Ki-Jun Sung Hyun-Cheol Bae Jong-Tae Moon Yong-Sung Eom |
| description | A novel, maskless, low-volume bumping material, called solder bump maker, which is composed of a resin and low-melting-point solder powder, has been developed to make solder bumps on TSVs. With the coining process, the standard deviation of bump heights became 1μm. Fluxing underfill which features an extremely low-weight loss with temperature, has been, also, developed to simplify the chip-to-chip and chip-to-wafer bonding processes and implement the mass reflow process for them. Therefore, these processes can be reduced to only three steps: dispensing fluxing underfill, pick and place of TSV chips, and reflow. With the fluxing underfill, a 4 × 4 array of 4 tier-stacked TSV chips on a Si wafer was, successfully, developed. |
| doi_str_mv | 10.1109/ECTC.2011.5898748 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5898748</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5898748</ieee_id><sourcerecordid>5898748</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-985558848829dcf58bc8589892cfb56d7811fc41d144d3d7aab951a930291cd23</originalsourceid><addsrcrecordid>eNpFkMtKw0AYhccbmFYfQNzMCyTOP5fMPyvRWLVQcFPXZTIXiSZNyLRg374EC64Ohw8-OIeQO2AFADMPi2pdFZwBFAoNaolnZAYlcJTSlOycZFxonSvNy4t_oM0lyZgqTa4UE9dkltI3Y5IxwIw8Pu-7odl-Ubv1NO2s-5nKMPYupBQSjf1IxQtdVnSfJhLb_W8cQ6BD3x66MN6Qq2jbFG5POSefr4t19Z6vPt6W1dMqb0CrXW5QKYUoEbnxLiqsHU4TDHexVqXXCBCdBA9SeuG1tbVRYI1g3IDzXMzJ_Z-3CSFshrHp7HjYnF4QR8FqS2o</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Bumping and stacking processes for 3D IC using fluxfree polymer</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Kwang-Seong Choi ; Ki-Jun Sung ; Hyun-Cheol Bae ; Jong-Tae Moon ; Yong-Sung Eom</creator><creatorcontrib>Kwang-Seong Choi ; Ki-Jun Sung ; Hyun-Cheol Bae ; Jong-Tae Moon ; Yong-Sung Eom</creatorcontrib><description>A novel, maskless, low-volume bumping material, called solder bump maker, which is composed of a resin and low-melting-point solder powder, has been developed to make solder bumps on TSVs. With the coining process, the standard deviation of bump heights became 1μm. Fluxing underfill which features an extremely low-weight loss with temperature, has been, also, developed to simplify the chip-to-chip and chip-to-wafer bonding processes and implement the mass reflow process for them. Therefore, these processes can be reduced to only three steps: dispensing fluxing underfill, pick and place of TSV chips, and reflow. With the fluxing underfill, a 4 × 4 array of 4 tier-stacked TSV chips on a Si wafer was, successfully, developed.</description><identifier>ISSN: 0569-5503</identifier><identifier>ISBN: 1612844979</identifier><identifier>ISBN: 9781612844978</identifier><identifier>EISSN: 2377-5726</identifier><identifier>EISBN: 1612844960</identifier><identifier>EISBN: 1612844987</identifier><identifier>EISBN: 9781612844961</identifier><identifier>EISBN: 9781612844985</identifier><identifier>DOI: 10.1109/ECTC.2011.5898748</identifier><language>eng</language><publisher>IEEE</publisher><subject>Arrays ; Bonding ; Powders ; Resins ; Silicon ; Substrates ; Through-silicon vias</subject><ispartof>2011 IEEE 61st Electronic Components and Technology Conference (ECTC), 2011, p.1746-1751</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5898748$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5898748$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kwang-Seong Choi</creatorcontrib><creatorcontrib>Ki-Jun Sung</creatorcontrib><creatorcontrib>Hyun-Cheol Bae</creatorcontrib><creatorcontrib>Jong-Tae Moon</creatorcontrib><creatorcontrib>Yong-Sung Eom</creatorcontrib><title>Bumping and stacking processes for 3D IC using fluxfree polymer</title><title>2011 IEEE 61st Electronic Components and Technology Conference (ECTC)</title><addtitle>ECTC</addtitle><description>A novel, maskless, low-volume bumping material, called solder bump maker, which is composed of a resin and low-melting-point solder powder, has been developed to make solder bumps on TSVs. With the coining process, the standard deviation of bump heights became 1μm. Fluxing underfill which features an extremely low-weight loss with temperature, has been, also, developed to simplify the chip-to-chip and chip-to-wafer bonding processes and implement the mass reflow process for them. Therefore, these processes can be reduced to only three steps: dispensing fluxing underfill, pick and place of TSV chips, and reflow. With the fluxing underfill, a 4 × 4 array of 4 tier-stacked TSV chips on a Si wafer was, successfully, developed.</description><subject>Arrays</subject><subject>Bonding</subject><subject>Powders</subject><subject>Resins</subject><subject>Silicon</subject><subject>Substrates</subject><subject>Through-silicon vias</subject><issn>0569-5503</issn><issn>2377-5726</issn><isbn>1612844979</isbn><isbn>9781612844978</isbn><isbn>1612844960</isbn><isbn>1612844987</isbn><isbn>9781612844961</isbn><isbn>9781612844985</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFkMtKw0AYhccbmFYfQNzMCyTOP5fMPyvRWLVQcFPXZTIXiSZNyLRg374EC64Ohw8-OIeQO2AFADMPi2pdFZwBFAoNaolnZAYlcJTSlOycZFxonSvNy4t_oM0lyZgqTa4UE9dkltI3Y5IxwIw8Pu-7odl-Ubv1NO2s-5nKMPYupBQSjf1IxQtdVnSfJhLb_W8cQ6BD3x66MN6Qq2jbFG5POSefr4t19Z6vPt6W1dMqb0CrXW5QKYUoEbnxLiqsHU4TDHexVqXXCBCdBA9SeuG1tbVRYI1g3IDzXMzJ_Z-3CSFshrHp7HjYnF4QR8FqS2o</recordid><startdate>201105</startdate><enddate>201105</enddate><creator>Kwang-Seong Choi</creator><creator>Ki-Jun Sung</creator><creator>Hyun-Cheol Bae</creator><creator>Jong-Tae Moon</creator><creator>Yong-Sung Eom</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201105</creationdate><title>Bumping and stacking processes for 3D IC using fluxfree polymer</title><author>Kwang-Seong Choi ; Ki-Jun Sung ; Hyun-Cheol Bae ; Jong-Tae Moon ; Yong-Sung Eom</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-985558848829dcf58bc8589892cfb56d7811fc41d144d3d7aab951a930291cd23</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Arrays</topic><topic>Bonding</topic><topic>Powders</topic><topic>Resins</topic><topic>Silicon</topic><topic>Substrates</topic><topic>Through-silicon vias</topic><toplevel>online_resources</toplevel><creatorcontrib>Kwang-Seong Choi</creatorcontrib><creatorcontrib>Ki-Jun Sung</creatorcontrib><creatorcontrib>Hyun-Cheol Bae</creatorcontrib><creatorcontrib>Jong-Tae Moon</creatorcontrib><creatorcontrib>Yong-Sung Eom</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library Online</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kwang-Seong Choi</au><au>Ki-Jun Sung</au><au>Hyun-Cheol Bae</au><au>Jong-Tae Moon</au><au>Yong-Sung Eom</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Bumping and stacking processes for 3D IC using fluxfree polymer</atitle><btitle>2011 IEEE 61st Electronic Components and Technology Conference (ECTC)</btitle><stitle>ECTC</stitle><date>2011-05</date><risdate>2011</risdate><spage>1746</spage><epage>1751</epage><pages>1746-1751</pages><issn>0569-5503</issn><eissn>2377-5726</eissn><isbn>1612844979</isbn><isbn>9781612844978</isbn><eisbn>1612844960</eisbn><eisbn>1612844987</eisbn><eisbn>9781612844961</eisbn><eisbn>9781612844985</eisbn><abstract>A novel, maskless, low-volume bumping material, called solder bump maker, which is composed of a resin and low-melting-point solder powder, has been developed to make solder bumps on TSVs. With the coining process, the standard deviation of bump heights became 1μm. Fluxing underfill which features an extremely low-weight loss with temperature, has been, also, developed to simplify the chip-to-chip and chip-to-wafer bonding processes and implement the mass reflow process for them. Therefore, these processes can be reduced to only three steps: dispensing fluxing underfill, pick and place of TSV chips, and reflow. With the fluxing underfill, a 4 × 4 array of 4 tier-stacked TSV chips on a Si wafer was, successfully, developed.</abstract><pub>IEEE</pub><doi>10.1109/ECTC.2011.5898748</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0569-5503 |
| ispartof | 2011 IEEE 61st Electronic Components and Technology Conference (ECTC), 2011, p.1746-1751 |
| issn | 0569-5503 2377-5726 |
| language | eng |
| recordid | cdi_ieee_primary_5898748 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Arrays Bonding Powders Resins Silicon Substrates Through-silicon vias |
| title | Bumping and stacking processes for 3D IC using fluxfree polymer |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T17%3A30%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Bumping%20and%20stacking%20processes%20for%203D%20IC%20using%20fluxfree%20polymer&rft.btitle=2011%20IEEE%2061st%20Electronic%20Components%20and%20Technology%20Conference%20(ECTC)&rft.au=Kwang-Seong%20Choi&rft.date=2011-05&rft.spage=1746&rft.epage=1751&rft.pages=1746-1751&rft.issn=0569-5503&rft.eissn=2377-5726&rft.isbn=1612844979&rft.isbn_list=9781612844978&rft_id=info:doi/10.1109/ECTC.2011.5898748&rft_dat=%3Cieee_6IE%3E5898748%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1612844960&rft.eisbn_list=1612844987&rft.eisbn_list=9781612844961&rft.eisbn_list=9781612844985&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5898748&rfr_iscdi=true |