Technology scaling: A system perspective

Technology scaling: A system perspective

A collection of slides from the author's conference presentation is given. The following topics are discussed: VLSI design, automation & test; technology scaling; Moore's law; platform segment characteristics; dynamic platform control; dynamic adaptation & reconfiguration; resilien...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Format: Tagungsbericht
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 16
container_issue
container_start_page 1
container_title
container_volume
description A collection of slides from the author's conference presentation is given. The following topics are discussed: VLSI design, automation & test; technology scaling; Moore's law; platform segment characteristics; dynamic platform control; dynamic adaptation & reconfiguration; resilient platforms; voltage-frequency range limiters; voltage-frequency margins; fine-grain power management; voltage regulators; reconfigurable accelerators; platform interconnects; energy efficient interconnects; many-core research testchip; many-core power management; variation-aware core-mapping; core-to-core variations; optimal core-mapping; dynamic thread-hopping; dynamic multi-voltage cache; cache reconfiguration; low-voltage motion estimation engine; dynamic V&F adaptation; resilient circuits; resilient & adaptive core; performance & efficiency gains; and adaptive clock control.
doi_str_mv 10.1109/VDAT.2011.5783568
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5783568</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5783568</ieee_id><sourcerecordid>5783568</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-612c19099cd259d879cacd3dc11b33f97915668379acb021bd9e1464686796ed3</originalsourceid><addsrcrecordid>eNotj0tLw0AURkdEUGt-gLjJ0k3i3Hlfd6E-oeAmui2Tmds6krYhE4T8e4V29Z2zOfAxdgu8BuD48PXUtLXgALW2Tmrjztg1KKGUU-jsOSvQuqNrzvklK3L--QduDDqAK3bfUvjeH_rDdi5z8H3abx_LpsxznmhXDjTmgcKUfumGXWx8n6k47YJ9vjy3y7dq9fH6vmxWVQKrp8qACIAcMUShMTqLwYcoYwDopNygRdDGOGnRh44L6CISKKOMMxYNRblgd8duIqL1MKadH-f16Zz8A9s_QPU</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Technology scaling: A system perspective</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><description>A collection of slides from the author's conference presentation is given. The following topics are discussed: VLSI design, automation &amp; test; technology scaling; Moore's law; platform segment characteristics; dynamic platform control; dynamic adaptation &amp; reconfiguration; resilient platforms; voltage-frequency range limiters; voltage-frequency margins; fine-grain power management; voltage regulators; reconfigurable accelerators; platform interconnects; energy efficient interconnects; many-core research testchip; many-core power management; variation-aware core-mapping; core-to-core variations; optimal core-mapping; dynamic thread-hopping; dynamic multi-voltage cache; cache reconfiguration; low-voltage motion estimation engine; dynamic V&amp;F adaptation; resilient circuits; resilient &amp; adaptive core; performance &amp; efficiency gains; and adaptive clock control.</description><identifier>ISBN: 9781424485000</identifier><identifier>ISBN: 1424485002</identifier><identifier>EISBN: 1424484987</identifier><identifier>EISBN: 9781424484980</identifier><identifier>EISBN: 9781424484997</identifier><identifier>EISBN: 1424484995</identifier><identifier>DOI: 10.1109/VDAT.2011.5783568</identifier><language>eng</language><publisher>IEEE</publisher><ispartof>Proceedings of 2011 International Symposium on VLSI Design, Automation and Test, 2011, p.1-16</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5783568$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,27904,54898</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5783568$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><title>Technology scaling: A system perspective</title><title>Proceedings of 2011 International Symposium on VLSI Design, Automation and Test</title><addtitle>VDAT</addtitle><description>A collection of slides from the author's conference presentation is given. The following topics are discussed: VLSI design, automation &amp; test; technology scaling; Moore's law; platform segment characteristics; dynamic platform control; dynamic adaptation &amp; reconfiguration; resilient platforms; voltage-frequency range limiters; voltage-frequency margins; fine-grain power management; voltage regulators; reconfigurable accelerators; platform interconnects; energy efficient interconnects; many-core research testchip; many-core power management; variation-aware core-mapping; core-to-core variations; optimal core-mapping; dynamic thread-hopping; dynamic multi-voltage cache; cache reconfiguration; low-voltage motion estimation engine; dynamic V&amp;F adaptation; resilient circuits; resilient &amp; adaptive core; performance &amp; efficiency gains; and adaptive clock control.</description><isbn>9781424485000</isbn><isbn>1424485002</isbn><isbn>1424484987</isbn><isbn>9781424484980</isbn><isbn>9781424484997</isbn><isbn>1424484995</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj0tLw0AURkdEUGt-gLjJ0k3i3Hlfd6E-oeAmui2Tmds6krYhE4T8e4V29Z2zOfAxdgu8BuD48PXUtLXgALW2Tmrjztg1KKGUU-jsOSvQuqNrzvklK3L--QduDDqAK3bfUvjeH_rDdi5z8H3abx_LpsxznmhXDjTmgcKUfumGXWx8n6k47YJ9vjy3y7dq9fH6vmxWVQKrp8qACIAcMUShMTqLwYcoYwDopNygRdDGOGnRh44L6CISKKOMMxYNRblgd8duIqL1MKadH-f16Zz8A9s_QPU</recordid><startdate>201104</startdate><enddate>201104</enddate><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201104</creationdate><title>Technology scaling: A system perspective</title></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-612c19099cd259d879cacd3dc11b33f97915668379acb021bd9e1464686796ed3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Technology scaling: A system perspective</atitle><btitle>Proceedings of 2011 International Symposium on VLSI Design, Automation and Test</btitle><stitle>VDAT</stitle><date>2011-04</date><risdate>2011</risdate><spage>1</spage><epage>16</epage><pages>1-16</pages><isbn>9781424485000</isbn><isbn>1424485002</isbn><eisbn>1424484987</eisbn><eisbn>9781424484980</eisbn><eisbn>9781424484997</eisbn><eisbn>1424484995</eisbn><abstract>A collection of slides from the author's conference presentation is given. The following topics are discussed: VLSI design, automation &amp; test; technology scaling; Moore's law; platform segment characteristics; dynamic platform control; dynamic adaptation &amp; reconfiguration; resilient platforms; voltage-frequency range limiters; voltage-frequency margins; fine-grain power management; voltage regulators; reconfigurable accelerators; platform interconnects; energy efficient interconnects; many-core research testchip; many-core power management; variation-aware core-mapping; core-to-core variations; optimal core-mapping; dynamic thread-hopping; dynamic multi-voltage cache; cache reconfiguration; low-voltage motion estimation engine; dynamic V&amp;F adaptation; resilient circuits; resilient &amp; adaptive core; performance &amp; efficiency gains; and adaptive clock control.</abstract><pub>IEEE</pub><doi>10.1109/VDAT.2011.5783568</doi><tpages>16</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9781424485000
ispartof Proceedings of 2011 International Symposium on VLSI Design, Automation and Test, 2011, p.1-16
issn
language eng
recordid cdi_ieee_primary_5783568
source IEEE Electronic Library (IEL) Conference Proceedings
title Technology scaling: A system perspective
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T23%3A57%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Technology%20scaling:%20A%20system%20perspective&rft.btitle=Proceedings%20of%202011%20International%20Symposium%20on%20VLSI%20Design,%20Automation%20and%20Test&rft.date=2011-04&rft.spage=1&rft.epage=16&rft.pages=1-16&rft.isbn=9781424485000&rft.isbn_list=1424485002&rft_id=info:doi/10.1109/VDAT.2011.5783568&rft_dat=%3Cieee_6IE%3E5783568%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424484987&rft.eisbn_list=9781424484980&rft.eisbn_list=9781424484997&rft.eisbn_list=1424484995&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5783568&rfr_iscdi=true