An extensible code generation framework for heterogeneous architectures based on IP-XACT
In this paper, we examine the problem of abstracting the design process for heterogeneous CPU/FPGA systems from the perspective of a group of engineers designing telecommunications systems, and propose a design flow that addresses the constraints imposed in an industrial context whilst striving for...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 86 |
|---|---|
| container_issue | |
| container_start_page | 81 |
| container_title | |
| container_volume | |
| creator | Perry, T P Walke, R L Benkrid, K |
| description | In this paper, we examine the problem of abstracting the design process for heterogeneous CPU/FPGA systems from the perspective of a group of engineers designing telecommunications systems, and propose a design flow that addresses the constraints imposed in an industrial context whilst striving for maximal compatibility with existing tools and research projects. We thus present a modular and extensible flow based around the IP-XACT standard, which is gaining support in industry, and link this to a front-end built on the semantics of dataflow process networks and a template-based code generation back-end. |
| doi_str_mv | 10.1109/SPL.2011.5782629 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5782629</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5782629</ieee_id><sourcerecordid>5782629</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-ae584cd491a1cc1deb0d76507de2768519b1615d3d3a5246e85e5d09e2e1c3cb3</originalsourceid><addsrcrecordid>eNpFkMFLwzAYxSMiqHN3wUv-gdZ8aZImx1LUDQYO7KG3kSZfXXVrJclQ_3snDnyXx-PHe4dHyC2wHICZ-5f1KucMIJel5oqbM3INgguhtVDt-X8o9SWZx_jGjlLKSM6uSFuNFL8SjnHodkjd5JG-4ojBpmEaaR_sHj-n8E77KdAtJgzTL54OkdrgtkNClw4BI-1sRE-PleU6a6u6uSEXvd1FnJ98RprHh6ZeZKvnp2VdrbLBsJRZlFo4LwxYcA48dsyXSrLSIy-VlmA6UCB94QsruVCoJUrPDHIEV7iumJG7v9kBETcfYdjb8L05HVH8AGmFUnI</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An extensible code generation framework for heterogeneous architectures based on IP-XACT</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Perry, T P ; Walke, R L ; Benkrid, K</creator><creatorcontrib>Perry, T P ; Walke, R L ; Benkrid, K</creatorcontrib><description>In this paper, we examine the problem of abstracting the design process for heterogeneous CPU/FPGA systems from the perspective of a group of engineers designing telecommunications systems, and propose a design flow that addresses the constraints imposed in an industrial context whilst striving for maximal compatibility with existing tools and research projects. We thus present a modular and extensible flow based around the IP-XACT standard, which is gaining support in industry, and link this to a front-end built on the semantics of dataflow process networks and a template-based code generation back-end.</description><identifier>ISBN: 1424488478</identifier><identifier>ISBN: 9781424488476</identifier><identifier>EISBN: 142448846X</identifier><identifier>EISBN: 1424488486</identifier><identifier>EISBN: 9781424488483</identifier><identifier>EISBN: 9781424488469</identifier><identifier>DOI: 10.1109/SPL.2011.5782629</identifier><language>eng</language><publisher>IEEE</publisher><subject>Computational modeling ; Encoding ; Field programmable gate arrays ; Industries ; Registers ; Software ; XML</subject><ispartof>2011 VII Southern Conference on Programmable Logic (SPL), 2011, p.81-86</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5782629$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,27923,54918</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5782629$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Perry, T P</creatorcontrib><creatorcontrib>Walke, R L</creatorcontrib><creatorcontrib>Benkrid, K</creatorcontrib><title>An extensible code generation framework for heterogeneous architectures based on IP-XACT</title><title>2011 VII Southern Conference on Programmable Logic (SPL)</title><addtitle>SPL</addtitle><description>In this paper, we examine the problem of abstracting the design process for heterogeneous CPU/FPGA systems from the perspective of a group of engineers designing telecommunications systems, and propose a design flow that addresses the constraints imposed in an industrial context whilst striving for maximal compatibility with existing tools and research projects. We thus present a modular and extensible flow based around the IP-XACT standard, which is gaining support in industry, and link this to a front-end built on the semantics of dataflow process networks and a template-based code generation back-end.</description><subject>Computational modeling</subject><subject>Encoding</subject><subject>Field programmable gate arrays</subject><subject>Industries</subject><subject>Registers</subject><subject>Software</subject><subject>XML</subject><isbn>1424488478</isbn><isbn>9781424488476</isbn><isbn>142448846X</isbn><isbn>1424488486</isbn><isbn>9781424488483</isbn><isbn>9781424488469</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFkMFLwzAYxSMiqHN3wUv-gdZ8aZImx1LUDQYO7KG3kSZfXXVrJclQ_3snDnyXx-PHe4dHyC2wHICZ-5f1KucMIJel5oqbM3INgguhtVDt-X8o9SWZx_jGjlLKSM6uSFuNFL8SjnHodkjd5JG-4ojBpmEaaR_sHj-n8E77KdAtJgzTL54OkdrgtkNClw4BI-1sRE-PleU6a6u6uSEXvd1FnJ98RprHh6ZeZKvnp2VdrbLBsJRZlFo4LwxYcA48dsyXSrLSIy-VlmA6UCB94QsruVCoJUrPDHIEV7iumJG7v9kBETcfYdjb8L05HVH8AGmFUnI</recordid><startdate>201104</startdate><enddate>201104</enddate><creator>Perry, T P</creator><creator>Walke, R L</creator><creator>Benkrid, K</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201104</creationdate><title>An extensible code generation framework for heterogeneous architectures based on IP-XACT</title><author>Perry, T P ; Walke, R L ; Benkrid, K</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-ae584cd491a1cc1deb0d76507de2768519b1615d3d3a5246e85e5d09e2e1c3cb3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Computational modeling</topic><topic>Encoding</topic><topic>Field programmable gate arrays</topic><topic>Industries</topic><topic>Registers</topic><topic>Software</topic><topic>XML</topic><toplevel>online_resources</toplevel><creatorcontrib>Perry, T P</creatorcontrib><creatorcontrib>Walke, R L</creatorcontrib><creatorcontrib>Benkrid, K</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Perry, T P</au><au>Walke, R L</au><au>Benkrid, K</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An extensible code generation framework for heterogeneous architectures based on IP-XACT</atitle><btitle>2011 VII Southern Conference on Programmable Logic (SPL)</btitle><stitle>SPL</stitle><date>2011-04</date><risdate>2011</risdate><spage>81</spage><epage>86</epage><pages>81-86</pages><isbn>1424488478</isbn><isbn>9781424488476</isbn><eisbn>142448846X</eisbn><eisbn>1424488486</eisbn><eisbn>9781424488483</eisbn><eisbn>9781424488469</eisbn><abstract>In this paper, we examine the problem of abstracting the design process for heterogeneous CPU/FPGA systems from the perspective of a group of engineers designing telecommunications systems, and propose a design flow that addresses the constraints imposed in an industrial context whilst striving for maximal compatibility with existing tools and research projects. We thus present a modular and extensible flow based around the IP-XACT standard, which is gaining support in industry, and link this to a front-end built on the semantics of dataflow process networks and a template-based code generation back-end.</abstract><pub>IEEE</pub><doi>10.1109/SPL.2011.5782629</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 1424488478 |
| ispartof | 2011 VII Southern Conference on Programmable Logic (SPL), 2011, p.81-86 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_5782629 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Computational modeling Encoding Field programmable gate arrays Industries Registers Software XML |
| title | An extensible code generation framework for heterogeneous architectures based on IP-XACT |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T04%3A56%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20extensible%20code%20generation%20framework%20for%20heterogeneous%20architectures%20based%20on%20IP-XACT&rft.btitle=2011%20VII%20Southern%20Conference%20on%20Programmable%20Logic%20(SPL)&rft.au=Perry,%20T%20P&rft.date=2011-04&rft.spage=81&rft.epage=86&rft.pages=81-86&rft.isbn=1424488478&rft.isbn_list=9781424488476&rft_id=info:doi/10.1109/SPL.2011.5782629&rft_dat=%3Cieee_6IE%3E5782629%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=142448846X&rft.eisbn_list=1424488486&rft.eisbn_list=9781424488483&rft.eisbn_list=9781424488469&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5782629&rfr_iscdi=true |