Design of a CMOS A2I data converter: Theory, architecture and implementation

We present the design of an analog-to-information (A2I) converter consisting of parallel analog processing channels, whose output is sampled by traditional analog-to-digital converters (ADCs). The architecture employs a reconfigurable analog front-end that modulates the signal of interest with a hig...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Murray, T, Pouliquen, P, Andreou, A G, Lauritzen, K
Format:	Tagungsbericht
Sprache:	eng ; jpn
Schlagworte:	CMOS integrated circuits Computer architecture Converters Hardware Prototypes Shift registers Signal resolution
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page	6
container_issue
container_start_page	1
container_title
container_volume
creator	Murray, T Pouliquen, P Andreou, A G Lauritzen, K
description	We present the design of an analog-to-information (A2I) converter consisting of parallel analog processing channels, whose output is sampled by traditional analog-to-digital converters (ADCs). The architecture employs a reconfigurable analog front-end that modulates the signal of interest with a high-speed digital chipping sequence and integrates the result prior to sampling at a low rate. This front-end is combined with a digital controller which generates the chipping sequences and processes the digitized samples. The result is a highly versatile architecture that is mapped efficiently on a single CMOS chip.
doi_str_mv	10.1109/CISS.2011.5766231
format	Conference Proceeding
fullrecord	<record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5766231</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5766231</ieee_id><sourcerecordid>5766231</sourcerecordid><originalsourceid>FETCH-LOGICAL-i156t-9e46370dec41417a27207c1d6219b4b73f963d5c413db85e1a12d26deb5245993</originalsourceid><addsrcrecordid>eNo1kMtKw0AYhUdEUGseQNzMA5iYf64ZdyXeApEuUtdlkvljR5qkTEahb2_BejaHjwPf4hByC3kGkJuHsmqajOUAmdRKMQ5nJDG6AMGEMIUo2Dm5_gclL0kyz1_5MUoZpvgVqZ9w9p8jnXpqafm-auiSVdTZaGk3jT8YIoZHut7iFA731IZu6yN28TsgtaOjftjvcMAx2uin8YZc9HY3Y3LqBfl4eV6Xb2m9eq3KZZ16kCqmBoXiOnfYCRCgLdMs1x04xcC0otW8N4o7eVy5awuJYIE5phy2kglpDF-Quz-vR8TNPvjBhsPmdAD_BcWUTNM</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Design of a CMOS A2I data converter: Theory, architecture and implementation</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Murray, T ; Pouliquen, P ; Andreou, A G ; Lauritzen, K</creator><creatorcontrib>Murray, T ; Pouliquen, P ; Andreou, A G ; Lauritzen, K</creatorcontrib><description>We present the design of an analog-to-information (A2I) converter consisting of parallel analog processing channels, whose output is sampled by traditional analog-to-digital converters (ADCs). The architecture employs a reconfigurable analog front-end that modulates the signal of interest with a high-speed digital chipping sequence and integrates the result prior to sampling at a low rate. This front-end is combined with a digital controller which generates the chipping sequences and processes the digitized samples. The result is a highly versatile architecture that is mapped efficiently on a single CMOS chip.</description><identifier>ISBN: 1424498465</identifier><identifier>ISBN: 9781424498468</identifier><identifier>EISBN: 9781424498482</identifier><identifier>EISBN: 1424498481</identifier><identifier>EISBN: 9781424498475</identifier><identifier>EISBN: 1424498473</identifier><identifier>DOI: 10.1109/CISS.2011.5766231</identifier><language>eng ; jpn</language><publisher>IEEE</publisher><subject>CMOS integrated circuits ; Computer architecture ; Converters ; Hardware ; Prototypes ; Shift registers ; Signal resolution</subject><ispartof>2011 45th Annual Conference on Information Sciences and Systems, 2011, p.1-6</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5766231$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,781,785,790,791,2059,27930,54925</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5766231$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Murray, T</creatorcontrib><creatorcontrib>Pouliquen, P</creatorcontrib><creatorcontrib>Andreou, A G</creatorcontrib><creatorcontrib>Lauritzen, K</creatorcontrib><title>Design of a CMOS A2I data converter: Theory, architecture and implementation</title><title>2011 45th Annual Conference on Information Sciences and Systems</title><addtitle>CISS</addtitle><description>We present the design of an analog-to-information (A2I) converter consisting of parallel analog processing channels, whose output is sampled by traditional analog-to-digital converters (ADCs). The architecture employs a reconfigurable analog front-end that modulates the signal of interest with a high-speed digital chipping sequence and integrates the result prior to sampling at a low rate. This front-end is combined with a digital controller which generates the chipping sequences and processes the digitized samples. The result is a highly versatile architecture that is mapped efficiently on a single CMOS chip.</description><subject>CMOS integrated circuits</subject><subject>Computer architecture</subject><subject>Converters</subject><subject>Hardware</subject><subject>Prototypes</subject><subject>Shift registers</subject><subject>Signal resolution</subject><isbn>1424498465</isbn><isbn>9781424498468</isbn><isbn>9781424498482</isbn><isbn>1424498481</isbn><isbn>9781424498475</isbn><isbn>1424498473</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1kMtKw0AYhUdEUGseQNzMA5iYf64ZdyXeApEuUtdlkvljR5qkTEahb2_BejaHjwPf4hByC3kGkJuHsmqajOUAmdRKMQ5nJDG6AMGEMIUo2Dm5_gclL0kyz1_5MUoZpvgVqZ9w9p8jnXpqafm-auiSVdTZaGk3jT8YIoZHut7iFA731IZu6yN28TsgtaOjftjvcMAx2uin8YZc9HY3Y3LqBfl4eV6Xb2m9eq3KZZ16kCqmBoXiOnfYCRCgLdMs1x04xcC0otW8N4o7eVy5awuJYIE5phy2kglpDF-Quz-vR8TNPvjBhsPmdAD_BcWUTNM</recordid><startdate>201103</startdate><enddate>201103</enddate><creator>Murray, T</creator><creator>Pouliquen, P</creator><creator>Andreou, A G</creator><creator>Lauritzen, K</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201103</creationdate><title>Design of a CMOS A2I data converter: Theory, architecture and implementation</title><author>Murray, T ; Pouliquen, P ; Andreou, A G ; Lauritzen, K</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i156t-9e46370dec41417a27207c1d6219b4b73f963d5c413db85e1a12d26deb5245993</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng ; jpn</language><creationdate>2011</creationdate><topic>CMOS integrated circuits</topic><topic>Computer architecture</topic><topic>Converters</topic><topic>Hardware</topic><topic>Prototypes</topic><topic>Shift registers</topic><topic>Signal resolution</topic><toplevel>online_resources</toplevel><creatorcontrib>Murray, T</creatorcontrib><creatorcontrib>Pouliquen, P</creatorcontrib><creatorcontrib>Andreou, A G</creatorcontrib><creatorcontrib>Lauritzen, K</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Murray, T</au><au>Pouliquen, P</au><au>Andreou, A G</au><au>Lauritzen, K</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Design of a CMOS A2I data converter: Theory, architecture and implementation</atitle><btitle>2011 45th Annual Conference on Information Sciences and Systems</btitle><stitle>CISS</stitle><date>2011-03</date><risdate>2011</risdate><spage>1</spage><epage>6</epage><pages>1-6</pages><isbn>1424498465</isbn><isbn>9781424498468</isbn><eisbn>9781424498482</eisbn><eisbn>1424498481</eisbn><eisbn>9781424498475</eisbn><eisbn>1424498473</eisbn><abstract>We present the design of an analog-to-information (A2I) converter consisting of parallel analog processing channels, whose output is sampled by traditional analog-to-digital converters (ADCs). The architecture employs a reconfigurable analog front-end that modulates the signal of interest with a high-speed digital chipping sequence and integrates the result prior to sampling at a low rate. This front-end is combined with a digital controller which generates the chipping sequences and processes the digitized samples. The result is a highly versatile architecture that is mapped efficiently on a single CMOS chip.</abstract><pub>IEEE</pub><doi>10.1109/CISS.2011.5766231</doi><tpages>6</tpages></addata></record>
fulltext	fulltext_linktorsrc
identifier	ISBN: 1424498465
ispartof	2011 45th Annual Conference on Information Sciences and Systems, 2011, p.1-6
issn
language	eng ; jpn
recordid	cdi_ieee_primary_5766231
source	IEEE Electronic Library (IEL) Conference Proceedings
subjects	CMOS integrated circuits Computer architecture Converters Hardware Prototypes Shift registers Signal resolution
title	Design of a CMOS A2I data converter: Theory, architecture and implementation
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-15T00%3A38%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Design%20of%20a%20CMOS%20A2I%20data%20converter:%20Theory,%20architecture%20and%20implementation&rft.btitle=2011%2045th%20Annual%20Conference%20on%20Information%20Sciences%20and%20Systems&rft.au=Murray,%20T&rft.date=2011-03&rft.spage=1&rft.epage=6&rft.pages=1-6&rft.isbn=1424498465&rft.isbn_list=9781424498468&rft_id=info:doi/10.1109/CISS.2011.5766231&rft_dat=%3Cieee_6IE%3E5766231%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781424498482&rft.eisbn_list=1424498481&rft.eisbn_list=9781424498475&rft.eisbn_list=1424498473&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5766231&rfr_iscdi=true