A combined channel and hardware noise resilient Viterbi decoder

A combined channel and hardware noise resilient Viterbi decoder

Recent power reduction techniques aggressively modulate the supply voltage of embedded buffering memories allowing acceptable hardware errors to flow through the processing chain. In this paper, we present a model that captures the statistics of both channel noise and hardware failures. We further i...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Hussien, A M A, Khairy, M S, Khajeh, A, Amiri, K, Eltawil, A M, Kurdahi, F J
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Bit error rate
Decoding
Hardware
Measurement
Signal to noise ratio
Viterbi algorithm
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 399
container_issue
container_start_page 395
container_title
container_volume
creator Hussien, A M A
Khairy, M S
Khajeh, A
Amiri, K
Eltawil, A M
Kurdahi, F J
description Recent power reduction techniques aggressively modulate the supply voltage of embedded buffering memories allowing acceptable hardware errors to flow through the processing chain. In this paper, we present a model that captures the statistics of both channel noise and hardware failures. We further introduce a modified Viterbi decoder that maximizes the likelihood of the received data based on the distribution of the combined noise. Simulation results show a consistent improvement in BER performance across all SNRs with an area overhead ranging from 0.65% to 3.26% compared to the conventional Viterbi decoder when synthesized using a 65 nm standard library.
doi_str_mv 10.1109/ACSSC.2010.5757543
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5757543</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5757543</ieee_id><sourcerecordid>5757543</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-e93084028de2e704b3de55c60d0dee9a1b855e8156f1cd04009bd41dd39572623</originalsourceid><addsrcrecordid>eNo1kMtKxEAURNsXGMf8gG76BzLefnevZAi-YMDFqNuhk3uHackk0gmIf2_AsWpRFAdqUYzdCFgKAeFuVW829VLC3I2brdUJK4PzQkutg5vBKSukcbaSCtQZu_oHUpyzQoDxlVVBXbJyHD9hlrXBa1mw-xVvh0OTekLe7mPfU8djj3wfM37HTLwf0kg805i6RP3EP9JEuUkcqR2Q8jW72MVupPKYC_b--PBWP1fr16eXerWuknBmqigo8BqkR5LkQDcKyZjWAgIShSgabwx5YexOtAgaIDSoBaIKxkkr1YLd_u0mItp-5XSI-Wd7_EL9Aqm2TU8</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A combined channel and hardware noise resilient Viterbi decoder</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Hussien, A M A ; Khairy, M S ; Khajeh, A ; Amiri, K ; Eltawil, A M ; Kurdahi, F J</creator><creatorcontrib>Hussien, A M A ; Khairy, M S ; Khajeh, A ; Amiri, K ; Eltawil, A M ; Kurdahi, F J</creatorcontrib><description>Recent power reduction techniques aggressively modulate the supply voltage of embedded buffering memories allowing acceptable hardware errors to flow through the processing chain. In this paper, we present a model that captures the statistics of both channel noise and hardware failures. We further introduce a modified Viterbi decoder that maximizes the likelihood of the received data based on the distribution of the combined noise. Simulation results show a consistent improvement in BER performance across all SNRs with an area overhead ranging from 0.65% to 3.26% compared to the conventional Viterbi decoder when synthesized using a 65 nm standard library.</description><identifier>ISSN: 1058-6393</identifier><identifier>ISBN: 1424497221</identifier><identifier>ISBN: 9781424497225</identifier><identifier>EISSN: 2576-2303</identifier><identifier>EISBN: 9781424497201</identifier><identifier>EISBN: 1424497213</identifier><identifier>EISBN: 9781424497218</identifier><identifier>EISBN: 1424497205</identifier><identifier>DOI: 10.1109/ACSSC.2010.5757543</identifier><language>eng</language><publisher>IEEE</publisher><subject>Bit error rate ; Decoding ; Hardware ; Measurement ; Signal to noise ratio ; Viterbi algorithm</subject><ispartof>2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers, 2010, p.395-399</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5757543$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,777,781,786,787,2052,27906,54901</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5757543$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Hussien, A M A</creatorcontrib><creatorcontrib>Khairy, M S</creatorcontrib><creatorcontrib>Khajeh, A</creatorcontrib><creatorcontrib>Amiri, K</creatorcontrib><creatorcontrib>Eltawil, A M</creatorcontrib><creatorcontrib>Kurdahi, F J</creatorcontrib><title>A combined channel and hardware noise resilient Viterbi decoder</title><title>2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers</title><addtitle>ACSSC</addtitle><description>Recent power reduction techniques aggressively modulate the supply voltage of embedded buffering memories allowing acceptable hardware errors to flow through the processing chain. In this paper, we present a model that captures the statistics of both channel noise and hardware failures. We further introduce a modified Viterbi decoder that maximizes the likelihood of the received data based on the distribution of the combined noise. Simulation results show a consistent improvement in BER performance across all SNRs with an area overhead ranging from 0.65% to 3.26% compared to the conventional Viterbi decoder when synthesized using a 65 nm standard library.</description><subject>Bit error rate</subject><subject>Decoding</subject><subject>Hardware</subject><subject>Measurement</subject><subject>Signal to noise ratio</subject><subject>Viterbi algorithm</subject><issn>1058-6393</issn><issn>2576-2303</issn><isbn>1424497221</isbn><isbn>9781424497225</isbn><isbn>9781424497201</isbn><isbn>1424497213</isbn><isbn>9781424497218</isbn><isbn>1424497205</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1kMtKxEAURNsXGMf8gG76BzLefnevZAi-YMDFqNuhk3uHackk0gmIf2_AsWpRFAdqUYzdCFgKAeFuVW829VLC3I2brdUJK4PzQkutg5vBKSukcbaSCtQZu_oHUpyzQoDxlVVBXbJyHD9hlrXBa1mw-xVvh0OTekLe7mPfU8djj3wfM37HTLwf0kg805i6RP3EP9JEuUkcqR2Q8jW72MVupPKYC_b--PBWP1fr16eXerWuknBmqigo8BqkR5LkQDcKyZjWAgIShSgabwx5YexOtAgaIDSoBaIKxkkr1YLd_u0mItp-5XSI-Wd7_EL9Aqm2TU8</recordid><startdate>201011</startdate><enddate>201011</enddate><creator>Hussien, A M A</creator><creator>Khairy, M S</creator><creator>Khajeh, A</creator><creator>Amiri, K</creator><creator>Eltawil, A M</creator><creator>Kurdahi, F J</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201011</creationdate><title>A combined channel and hardware noise resilient Viterbi decoder</title><author>Hussien, A M A ; Khairy, M S ; Khajeh, A ; Amiri, K ; Eltawil, A M ; Kurdahi, F J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-e93084028de2e704b3de55c60d0dee9a1b855e8156f1cd04009bd41dd39572623</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Bit error rate</topic><topic>Decoding</topic><topic>Hardware</topic><topic>Measurement</topic><topic>Signal to noise ratio</topic><topic>Viterbi algorithm</topic><toplevel>online_resources</toplevel><creatorcontrib>Hussien, A M A</creatorcontrib><creatorcontrib>Khairy, M S</creatorcontrib><creatorcontrib>Khajeh, A</creatorcontrib><creatorcontrib>Amiri, K</creatorcontrib><creatorcontrib>Eltawil, A M</creatorcontrib><creatorcontrib>Kurdahi, F J</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hussien, A M A</au><au>Khairy, M S</au><au>Khajeh, A</au><au>Amiri, K</au><au>Eltawil, A M</au><au>Kurdahi, F J</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A combined channel and hardware noise resilient Viterbi decoder</atitle><btitle>2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers</btitle><stitle>ACSSC</stitle><date>2010-11</date><risdate>2010</risdate><spage>395</spage><epage>399</epage><pages>395-399</pages><issn>1058-6393</issn><eissn>2576-2303</eissn><isbn>1424497221</isbn><isbn>9781424497225</isbn><eisbn>9781424497201</eisbn><eisbn>1424497213</eisbn><eisbn>9781424497218</eisbn><eisbn>1424497205</eisbn><abstract>Recent power reduction techniques aggressively modulate the supply voltage of embedded buffering memories allowing acceptable hardware errors to flow through the processing chain. In this paper, we present a model that captures the statistics of both channel noise and hardware failures. We further introduce a modified Viterbi decoder that maximizes the likelihood of the received data based on the distribution of the combined noise. Simulation results show a consistent improvement in BER performance across all SNRs with an area overhead ranging from 0.65% to 3.26% compared to the conventional Viterbi decoder when synthesized using a 65 nm standard library.</abstract><pub>IEEE</pub><doi>10.1109/ACSSC.2010.5757543</doi><tpages>5</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1058-6393
ispartof 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers, 2010, p.395-399
issn 1058-6393
2576-2303
language eng
recordid cdi_ieee_primary_5757543
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Bit error rate
Decoding
Hardware
Measurement
Signal to noise ratio
Viterbi algorithm
title A combined channel and hardware noise resilient Viterbi decoder
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T16%3A44%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20combined%20channel%20and%20hardware%20noise%20resilient%20Viterbi%20decoder&rft.btitle=2010%20Conference%20Record%20of%20the%20Forty%20Fourth%20Asilomar%20Conference%20on%20Signals,%20Systems%20and%20Computers&rft.au=Hussien,%20A%20M%20A&rft.date=2010-11&rft.spage=395&rft.epage=399&rft.pages=395-399&rft.issn=1058-6393&rft.eissn=2576-2303&rft.isbn=1424497221&rft.isbn_list=9781424497225&rft_id=info:doi/10.1109/ACSSC.2010.5757543&rft_dat=%3Cieee_6IE%3E5757543%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781424497201&rft.eisbn_list=1424497213&rft.eisbn_list=9781424497218&rft.eisbn_list=1424497205&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5757543&rfr_iscdi=true