A 5.2GHz microprocessor chip for the IBM zEnterprise™ system
The microprocessor chip for the IBM zEnterprise 196 (z196) system is a high frequency, high-performance design that adds support for out-of-order instruction execution and increases operating frequency by almost 20% compared to the previous 65nm design, while still fitting within the same power enve...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , , , , , , , , , , , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 72 |
|---|---|
| container_issue | |
| container_start_page | 70 |
| container_title | |
| container_volume | |
| creator | Warnock, J Chan, Y Huott, W Carey, S Fee, M Wen, H Saccamango, M J Malgioglio, F Meaney, P Plass, D Mayo, M Mayer, G Sigal, L Rude, D Averill, R Wood, M Strach, T Smith, H Curran, B Schwarz, E Eisen, L Malone, D Weitzel, S Mak, P McPherson, T Webb, C |
| description | The microprocessor chip for the IBM zEnterprise 196 (z196) system is a high frequency, high-performance design that adds support for out-of-order instruction execution and increases operating frequency by almost 20% compared to the previous 65nm design, while still fitting within the same power envelope. Despite the many difficult engineering hurdles to be overcome, the design team was able to achieve a product frequency of 5.2GHz, providing a significant per formance boost for the new system. |
| doi_str_mv | 10.1109/ISSCC.2011.5746223 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5746223</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5746223</ieee_id><sourcerecordid>5746223</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-acbf133a6fd09caf7a5d071a276a218a6578342c9e2eabcecbbbe18199fc55083</originalsourceid><addsrcrecordid>eNo1kEtOwzAYhM1LIpRcADa-QIJ_O35tkEpU2khFLNp95bi_1SBCozibds1JOFpPQiTKbGakTxqNhpAHYDkAs0_ValWWOWcAudSF4lxckDtQwE0hGFeXJOFCq8wopq5IarX5Z4Jfk4SBFZmSgt2SNMYPNkopK41MyPOUypzPF0faNr7fd_3eY4z7nvpd09EwhmGHtHp5o8fZ14B91zcRT98_NB7igO09uQnuM2J69glZv87W5SJbvs-rcrrMGsuGzPk6gBBOhS2z3gXt5JZpcFwrx8E4JbURBfcWObrao6_rGsGAtcFLyYyYkMe_2gYRN-OG1vWHzfkJ8Qs8Rk4P</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A 5.2GHz microprocessor chip for the IBM zEnterprise™ system</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Warnock, J ; Chan, Y ; Huott, W ; Carey, S ; Fee, M ; Wen, H ; Saccamango, M J ; Malgioglio, F ; Meaney, P ; Plass, D ; Mayo, M ; Mayer, G ; Sigal, L ; Rude, D ; Averill, R ; Wood, M ; Strach, T ; Smith, H ; Curran, B ; Schwarz, E ; Eisen, L ; Malone, D ; Weitzel, S ; Mak, P ; McPherson, T ; Webb, C</creator><creatorcontrib>Warnock, J ; Chan, Y ; Huott, W ; Carey, S ; Fee, M ; Wen, H ; Saccamango, M J ; Malgioglio, F ; Meaney, P ; Plass, D ; Mayo, M ; Mayer, G ; Sigal, L ; Rude, D ; Averill, R ; Wood, M ; Strach, T ; Smith, H ; Curran, B ; Schwarz, E ; Eisen, L ; Malone, D ; Weitzel, S ; Mak, P ; McPherson, T ; Webb, C</creatorcontrib><description>The microprocessor chip for the IBM zEnterprise 196 (z196) system is a high frequency, high-performance design that adds support for out-of-order instruction execution and increases operating frequency by almost 20% compared to the previous 65nm design, while still fitting within the same power envelope. Despite the many difficult engineering hurdles to be overcome, the design team was able to achieve a product frequency of 5.2GHz, providing a significant per formance boost for the new system.</description><identifier>ISSN: 0193-6530</identifier><identifier>ISBN: 9781612843032</identifier><identifier>ISBN: 1612843034</identifier><identifier>EISSN: 2376-8606</identifier><identifier>EISBN: 1612843026</identifier><identifier>EISBN: 9781612843018</identifier><identifier>EISBN: 1612843018</identifier><identifier>EISBN: 9781612843025</identifier><identifier>DOI: 10.1109/ISSCC.2011.5746223</identifier><language>eng</language><publisher>IEEE</publisher><subject>Arrays ; Capacitance ; Clocks ; Noise ; Program processors ; Random access memory ; Timing</subject><ispartof>2011 IEEE International Solid-State Circuits Conference, 2011, p.70-72</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5746223$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5746223$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Warnock, J</creatorcontrib><creatorcontrib>Chan, Y</creatorcontrib><creatorcontrib>Huott, W</creatorcontrib><creatorcontrib>Carey, S</creatorcontrib><creatorcontrib>Fee, M</creatorcontrib><creatorcontrib>Wen, H</creatorcontrib><creatorcontrib>Saccamango, M J</creatorcontrib><creatorcontrib>Malgioglio, F</creatorcontrib><creatorcontrib>Meaney, P</creatorcontrib><creatorcontrib>Plass, D</creatorcontrib><creatorcontrib>Mayo, M</creatorcontrib><creatorcontrib>Mayer, G</creatorcontrib><creatorcontrib>Sigal, L</creatorcontrib><creatorcontrib>Rude, D</creatorcontrib><creatorcontrib>Averill, R</creatorcontrib><creatorcontrib>Wood, M</creatorcontrib><creatorcontrib>Strach, T</creatorcontrib><creatorcontrib>Smith, H</creatorcontrib><creatorcontrib>Curran, B</creatorcontrib><creatorcontrib>Schwarz, E</creatorcontrib><creatorcontrib>Eisen, L</creatorcontrib><creatorcontrib>Malone, D</creatorcontrib><creatorcontrib>Weitzel, S</creatorcontrib><creatorcontrib>Mak, P</creatorcontrib><creatorcontrib>McPherson, T</creatorcontrib><creatorcontrib>Webb, C</creatorcontrib><title>A 5.2GHz microprocessor chip for the IBM zEnterprise™ system</title><title>2011 IEEE International Solid-State Circuits Conference</title><addtitle>ISSCC</addtitle><description>The microprocessor chip for the IBM zEnterprise 196 (z196) system is a high frequency, high-performance design that adds support for out-of-order instruction execution and increases operating frequency by almost 20% compared to the previous 65nm design, while still fitting within the same power envelope. Despite the many difficult engineering hurdles to be overcome, the design team was able to achieve a product frequency of 5.2GHz, providing a significant per formance boost for the new system.</description><subject>Arrays</subject><subject>Capacitance</subject><subject>Clocks</subject><subject>Noise</subject><subject>Program processors</subject><subject>Random access memory</subject><subject>Timing</subject><issn>0193-6530</issn><issn>2376-8606</issn><isbn>9781612843032</isbn><isbn>1612843034</isbn><isbn>1612843026</isbn><isbn>9781612843018</isbn><isbn>1612843018</isbn><isbn>9781612843025</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2011</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1kEtOwzAYhM1LIpRcADa-QIJ_O35tkEpU2khFLNp95bi_1SBCozibds1JOFpPQiTKbGakTxqNhpAHYDkAs0_ValWWOWcAudSF4lxckDtQwE0hGFeXJOFCq8wopq5IarX5Z4Jfk4SBFZmSgt2SNMYPNkopK41MyPOUypzPF0faNr7fd_3eY4z7nvpd09EwhmGHtHp5o8fZ14B91zcRT98_NB7igO09uQnuM2J69glZv87W5SJbvs-rcrrMGsuGzPk6gBBOhS2z3gXt5JZpcFwrx8E4JbURBfcWObrao6_rGsGAtcFLyYyYkMe_2gYRN-OG1vWHzfkJ8Qs8Rk4P</recordid><startdate>201102</startdate><enddate>201102</enddate><creator>Warnock, J</creator><creator>Chan, Y</creator><creator>Huott, W</creator><creator>Carey, S</creator><creator>Fee, M</creator><creator>Wen, H</creator><creator>Saccamango, M J</creator><creator>Malgioglio, F</creator><creator>Meaney, P</creator><creator>Plass, D</creator><creator>Mayo, M</creator><creator>Mayer, G</creator><creator>Sigal, L</creator><creator>Rude, D</creator><creator>Averill, R</creator><creator>Wood, M</creator><creator>Strach, T</creator><creator>Smith, H</creator><creator>Curran, B</creator><creator>Schwarz, E</creator><creator>Eisen, L</creator><creator>Malone, D</creator><creator>Weitzel, S</creator><creator>Mak, P</creator><creator>McPherson, T</creator><creator>Webb, C</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201102</creationdate><title>A 5.2GHz microprocessor chip for the IBM zEnterprise™ system</title><author>Warnock, J ; Chan, Y ; Huott, W ; Carey, S ; Fee, M ; Wen, H ; Saccamango, M J ; Malgioglio, F ; Meaney, P ; Plass, D ; Mayo, M ; Mayer, G ; Sigal, L ; Rude, D ; Averill, R ; Wood, M ; Strach, T ; Smith, H ; Curran, B ; Schwarz, E ; Eisen, L ; Malone, D ; Weitzel, S ; Mak, P ; McPherson, T ; Webb, C</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-acbf133a6fd09caf7a5d071a276a218a6578342c9e2eabcecbbbe18199fc55083</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Arrays</topic><topic>Capacitance</topic><topic>Clocks</topic><topic>Noise</topic><topic>Program processors</topic><topic>Random access memory</topic><topic>Timing</topic><toplevel>online_resources</toplevel><creatorcontrib>Warnock, J</creatorcontrib><creatorcontrib>Chan, Y</creatorcontrib><creatorcontrib>Huott, W</creatorcontrib><creatorcontrib>Carey, S</creatorcontrib><creatorcontrib>Fee, M</creatorcontrib><creatorcontrib>Wen, H</creatorcontrib><creatorcontrib>Saccamango, M J</creatorcontrib><creatorcontrib>Malgioglio, F</creatorcontrib><creatorcontrib>Meaney, P</creatorcontrib><creatorcontrib>Plass, D</creatorcontrib><creatorcontrib>Mayo, M</creatorcontrib><creatorcontrib>Mayer, G</creatorcontrib><creatorcontrib>Sigal, L</creatorcontrib><creatorcontrib>Rude, D</creatorcontrib><creatorcontrib>Averill, R</creatorcontrib><creatorcontrib>Wood, M</creatorcontrib><creatorcontrib>Strach, T</creatorcontrib><creatorcontrib>Smith, H</creatorcontrib><creatorcontrib>Curran, B</creatorcontrib><creatorcontrib>Schwarz, E</creatorcontrib><creatorcontrib>Eisen, L</creatorcontrib><creatorcontrib>Malone, D</creatorcontrib><creatorcontrib>Weitzel, S</creatorcontrib><creatorcontrib>Mak, P</creatorcontrib><creatorcontrib>McPherson, T</creatorcontrib><creatorcontrib>Webb, C</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Warnock, J</au><au>Chan, Y</au><au>Huott, W</au><au>Carey, S</au><au>Fee, M</au><au>Wen, H</au><au>Saccamango, M J</au><au>Malgioglio, F</au><au>Meaney, P</au><au>Plass, D</au><au>Mayo, M</au><au>Mayer, G</au><au>Sigal, L</au><au>Rude, D</au><au>Averill, R</au><au>Wood, M</au><au>Strach, T</au><au>Smith, H</au><au>Curran, B</au><au>Schwarz, E</au><au>Eisen, L</au><au>Malone, D</au><au>Weitzel, S</au><au>Mak, P</au><au>McPherson, T</au><au>Webb, C</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A 5.2GHz microprocessor chip for the IBM zEnterprise™ system</atitle><btitle>2011 IEEE International Solid-State Circuits Conference</btitle><stitle>ISSCC</stitle><date>2011-02</date><risdate>2011</risdate><spage>70</spage><epage>72</epage><pages>70-72</pages><issn>0193-6530</issn><eissn>2376-8606</eissn><isbn>9781612843032</isbn><isbn>1612843034</isbn><eisbn>1612843026</eisbn><eisbn>9781612843018</eisbn><eisbn>1612843018</eisbn><eisbn>9781612843025</eisbn><abstract>The microprocessor chip for the IBM zEnterprise 196 (z196) system is a high frequency, high-performance design that adds support for out-of-order instruction execution and increases operating frequency by almost 20% compared to the previous 65nm design, while still fitting within the same power envelope. Despite the many difficult engineering hurdles to be overcome, the design team was able to achieve a product frequency of 5.2GHz, providing a significant per formance boost for the new system.</abstract><pub>IEEE</pub><doi>10.1109/ISSCC.2011.5746223</doi><tpages>3</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0193-6530 |
| ispartof | 2011 IEEE International Solid-State Circuits Conference, 2011, p.70-72 |
| issn | 0193-6530 2376-8606 |
| language | eng |
| recordid | cdi_ieee_primary_5746223 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Arrays Capacitance Clocks Noise Program processors Random access memory Timing |
| title | A 5.2GHz microprocessor chip for the IBM zEnterprise™ system |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T04%3A54%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%205.2GHz%20microprocessor%20chip%20for%20the%20IBM%20zEnterprise%E2%84%A2%20system&rft.btitle=2011%20IEEE%20International%20Solid-State%20Circuits%20Conference&rft.au=Warnock,%20J&rft.date=2011-02&rft.spage=70&rft.epage=72&rft.pages=70-72&rft.issn=0193-6530&rft.eissn=2376-8606&rft.isbn=9781612843032&rft.isbn_list=1612843034&rft_id=info:doi/10.1109/ISSCC.2011.5746223&rft_dat=%3Cieee_6IE%3E5746223%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1612843026&rft.eisbn_list=9781612843018&rft.eisbn_list=1612843018&rft.eisbn_list=9781612843025&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5746223&rfr_iscdi=true |