Adapted assembly processes for flip-chip technology with solder bumps of 50 µm or 40 µm diameter
The further miniaturization of electronic packages is driven by a large variety of applications with high requirements on pitch and form factor. This will be conducive to higher I/O-counts and a reduction of the solder bump size. In this work, new cost-efficient solder bumping and adapted assembly t...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!