Interconnect routing of embedded FPGAs using standard VLSI routing tools
Embedded Field Programmable Gate Arrays (eFPGAs) offer an attractive way to integrate configurable hardware accelerators for signal processing tasks into systems on chips. To achieve maximum efficiency it is furthermore advisable to adapt a parametrizable eFPGA architecture to a specific class of ap...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 124 |
|---|---|
| container_issue | |
| container_start_page | 121 |
| container_title | |
| container_volume | |
| creator | Coenen, T Schleifer, J Weiss, O Noll, T G |
| description | Embedded Field Programmable Gate Arrays (eFPGAs) offer an attractive way to integrate configurable hardware accelerators for signal processing tasks into systems on chips. To achieve maximum efficiency it is furthermore advisable to adapt a parametrizable eFPGA architecture to a specific class of applications. Conventional mapping tools however accommodate only a single architecture resulting in the need of a portable mapping tool. In this paper we propose a method to employ standard VLSI routing tools to solve the eFPGA routing problem for parametrizable architectures. |
| doi_str_mv | 10.1109/ISSOC.2010.5625549 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5625549</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5625549</ieee_id><sourcerecordid>5625549</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-62fde3e5dd0ed7394dbfc592edc5d41e12bb33de8e523b3ea6557b6863ab4eda3</originalsourceid><addsrcrecordid>eNo9j89Kw0AYxFdEUGteQC_7Aqn7P9ljCbYNBCqkeC27-b5IpM1Kdnvw7W1pdS7DbxgGhpBnzuacM_tat-2mmgt2Ym2E1srekMwWJVdCqVIUBb8lj39gy3uSxfjFTlJacCEfyLoeE05dGEfsEp3CMQ3jJw09xYNHAAS6fF8tIj3Gcx6TG8FNQD-atv5vpxD28Ync9W4fMbv6jGyXb9tqnTebVV0tmnywLOVG9IASNQBDKKRV4PtOW4HQaVAcufBeSsAStZBeojNaF96URjqvEJyckZfL7ICIu-9pOLjpZ3f9Ln8BwSROWw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Interconnect routing of embedded FPGAs using standard VLSI routing tools</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Coenen, T ; Schleifer, J ; Weiss, O ; Noll, T G</creator><creatorcontrib>Coenen, T ; Schleifer, J ; Weiss, O ; Noll, T G</creatorcontrib><description>Embedded Field Programmable Gate Arrays (eFPGAs) offer an attractive way to integrate configurable hardware accelerators for signal processing tasks into systems on chips. To achieve maximum efficiency it is furthermore advisable to adapt a parametrizable eFPGA architecture to a specific class of applications. Conventional mapping tools however accommodate only a single architecture resulting in the need of a portable mapping tool. In this paper we propose a method to employ standard VLSI routing tools to solve the eFPGA routing problem for parametrizable architectures.</description><identifier>ISBN: 1424482798</identifier><identifier>ISBN: 9781424482795</identifier><identifier>EISBN: 9781424482771</identifier><identifier>EISBN: 9781424482788</identifier><identifier>EISBN: 142448278X</identifier><identifier>EISBN: 1424482771</identifier><identifier>DOI: 10.1109/ISSOC.2010.5625549</identifier><language>eng</language><publisher>IEEE</publisher><subject>Adders ; Computer architecture ; Field programmable gate arrays ; Layout ; Resource management ; Routing ; System-on-a-chip</subject><ispartof>2010 International Symposium on System on Chip, 2010, p.121-124</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5625549$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5625549$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Coenen, T</creatorcontrib><creatorcontrib>Schleifer, J</creatorcontrib><creatorcontrib>Weiss, O</creatorcontrib><creatorcontrib>Noll, T G</creatorcontrib><title>Interconnect routing of embedded FPGAs using standard VLSI routing tools</title><title>2010 International Symposium on System on Chip</title><addtitle>ISSOC</addtitle><description>Embedded Field Programmable Gate Arrays (eFPGAs) offer an attractive way to integrate configurable hardware accelerators for signal processing tasks into systems on chips. To achieve maximum efficiency it is furthermore advisable to adapt a parametrizable eFPGA architecture to a specific class of applications. Conventional mapping tools however accommodate only a single architecture resulting in the need of a portable mapping tool. In this paper we propose a method to employ standard VLSI routing tools to solve the eFPGA routing problem for parametrizable architectures.</description><subject>Adders</subject><subject>Computer architecture</subject><subject>Field programmable gate arrays</subject><subject>Layout</subject><subject>Resource management</subject><subject>Routing</subject><subject>System-on-a-chip</subject><isbn>1424482798</isbn><isbn>9781424482795</isbn><isbn>9781424482771</isbn><isbn>9781424482788</isbn><isbn>142448278X</isbn><isbn>1424482771</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9j89Kw0AYxFdEUGteQC_7Aqn7P9ljCbYNBCqkeC27-b5IpM1Kdnvw7W1pdS7DbxgGhpBnzuacM_tat-2mmgt2Ym2E1srekMwWJVdCqVIUBb8lj39gy3uSxfjFTlJacCEfyLoeE05dGEfsEp3CMQ3jJw09xYNHAAS6fF8tIj3Gcx6TG8FNQD-atv5vpxD28Ync9W4fMbv6jGyXb9tqnTebVV0tmnywLOVG9IASNQBDKKRV4PtOW4HQaVAcufBeSsAStZBeojNaF96URjqvEJyckZfL7ICIu-9pOLjpZ3f9Ln8BwSROWw</recordid><startdate>201009</startdate><enddate>201009</enddate><creator>Coenen, T</creator><creator>Schleifer, J</creator><creator>Weiss, O</creator><creator>Noll, T G</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201009</creationdate><title>Interconnect routing of embedded FPGAs using standard VLSI routing tools</title><author>Coenen, T ; Schleifer, J ; Weiss, O ; Noll, T G</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-62fde3e5dd0ed7394dbfc592edc5d41e12bb33de8e523b3ea6557b6863ab4eda3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Adders</topic><topic>Computer architecture</topic><topic>Field programmable gate arrays</topic><topic>Layout</topic><topic>Resource management</topic><topic>Routing</topic><topic>System-on-a-chip</topic><toplevel>online_resources</toplevel><creatorcontrib>Coenen, T</creatorcontrib><creatorcontrib>Schleifer, J</creatorcontrib><creatorcontrib>Weiss, O</creatorcontrib><creatorcontrib>Noll, T G</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Coenen, T</au><au>Schleifer, J</au><au>Weiss, O</au><au>Noll, T G</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Interconnect routing of embedded FPGAs using standard VLSI routing tools</atitle><btitle>2010 International Symposium on System on Chip</btitle><stitle>ISSOC</stitle><date>2010-09</date><risdate>2010</risdate><spage>121</spage><epage>124</epage><pages>121-124</pages><isbn>1424482798</isbn><isbn>9781424482795</isbn><eisbn>9781424482771</eisbn><eisbn>9781424482788</eisbn><eisbn>142448278X</eisbn><eisbn>1424482771</eisbn><abstract>Embedded Field Programmable Gate Arrays (eFPGAs) offer an attractive way to integrate configurable hardware accelerators for signal processing tasks into systems on chips. To achieve maximum efficiency it is furthermore advisable to adapt a parametrizable eFPGA architecture to a specific class of applications. Conventional mapping tools however accommodate only a single architecture resulting in the need of a portable mapping tool. In this paper we propose a method to employ standard VLSI routing tools to solve the eFPGA routing problem for parametrizable architectures.</abstract><pub>IEEE</pub><doi>10.1109/ISSOC.2010.5625549</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 1424482798 |
| ispartof | 2010 International Symposium on System on Chip, 2010, p.121-124 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_5625549 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Adders Computer architecture Field programmable gate arrays Layout Resource management Routing System-on-a-chip |
| title | Interconnect routing of embedded FPGAs using standard VLSI routing tools |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T00%3A59%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Interconnect%20routing%20of%20embedded%20FPGAs%20using%20standard%20VLSI%20routing%20tools&rft.btitle=2010%20International%20Symposium%20on%20System%20on%20Chip&rft.au=Coenen,%20T&rft.date=2010-09&rft.spage=121&rft.epage=124&rft.pages=121-124&rft.isbn=1424482798&rft.isbn_list=9781424482795&rft_id=info:doi/10.1109/ISSOC.2010.5625549&rft_dat=%3Cieee_6IE%3E5625549%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781424482771&rft.eisbn_list=9781424482788&rft.eisbn_list=142448278X&rft.eisbn_list=1424482771&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5625549&rfr_iscdi=true |