New process for low sheet and ohmic contact resistance of AIN/GaN MOS-HEMTs
This paper reports a novel method for producing low ohmic contact resistance, R C , as well as low sheet resistance, R sh , on AlN/GaN MOS-HEMT structures. The method relies on the protection of the very sensitive AlN epi-layer from exposure to liquid chemicals during processing using evaporated Al,...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 309 |
---|---|
container_issue | |
container_start_page | 306 |
container_title | |
container_volume | |
creator | Taking, S Khokhar, A Z MacFarlane, D Sharabi, S Dabiran, A M Wasige, E |
description | This paper reports a novel method for producing low ohmic contact resistance, R C , as well as low sheet resistance, R sh , on AlN/GaN MOS-HEMT structures. The method relies on the protection of the very sensitive AlN epi-layer from exposure to liquid chemicals during processing using evaporated Al, which on thermal oxidation forms Al 2 O 3 . The Al 2 O 3 acts as a surface passivant and as a gate dielectric for transistors that are then fabricated. In contrast to previous approaches, the ohmic contact regions are prepared for metal deposition only using wet etching with 16H 3 PO 4 :HNO 3 :2H 2 O aluminium etch solution and so no damage to the surface associated with dry etching techniques occurs. From the ohmic contact optimisations, low average values of R C and R sh of ~0.49 Ω.mm and ~159 Ω/□, respectively, extracted from transmission line method (TLM) characterisation. Fabricated two-finger AlN/GaN MOS-HEMTs with 3 μm gate length and 100 μm gate width showed good gate control of drain currents up to a gate bias of 3 V and achieved a maximum drain current, I DSmax of ~1000 mA/mm. The peak extrinsic transconductance, G max , of the device is ~230 mS/mm at V DS = 4 V. Current gain cut-off frequency, f T and maximum oscillation frequency, f MAX were 2.8 and 7.9 GHz respectively. This approach provides a simple fabrication process for realising high performance AlN/GaN MOS-HEMT for high power and high frequency applications. |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5613665</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5613665</ieee_id><sourcerecordid>5613665</sourcerecordid><originalsourceid>FETCH-ieee_primary_56136653</originalsourceid><addsrcrecordid>eNp9icEKgkAUADciKMov6PJ-QHJ1de0YYRmhHfIuy_ZEQ13ZJ0h_X0Tn5jIMM2POXsZ-LEUsPS69-be58IWQfsDFkjlET--DCH0e8RW75jjBYI1GIqiMhdZMQDXiCKp_gKm7RoM2_aj0CBapoVH1GsFUcLjku7PKIbvd3TTJCtqwRaVaQufnNduekuKYug0iloNtOmVfZRjxIIrC4P99Az9UOP4</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>New process for low sheet and ohmic contact resistance of AIN/GaN MOS-HEMTs</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Taking, S ; Khokhar, A Z ; MacFarlane, D ; Sharabi, S ; Dabiran, A M ; Wasige, E</creator><creatorcontrib>Taking, S ; Khokhar, A Z ; MacFarlane, D ; Sharabi, S ; Dabiran, A M ; Wasige, E</creatorcontrib><description>This paper reports a novel method for producing low ohmic contact resistance, R C , as well as low sheet resistance, R sh , on AlN/GaN MOS-HEMT structures. The method relies on the protection of the very sensitive AlN epi-layer from exposure to liquid chemicals during processing using evaporated Al, which on thermal oxidation forms Al 2 O 3 . The Al 2 O 3 acts as a surface passivant and as a gate dielectric for transistors that are then fabricated. In contrast to previous approaches, the ohmic contact regions are prepared for metal deposition only using wet etching with 16H 3 PO 4 :HNO 3 :2H 2 O aluminium etch solution and so no damage to the surface associated with dry etching techniques occurs. From the ohmic contact optimisations, low average values of R C and R sh of ~0.49 Ω.mm and ~159 Ω/□, respectively, extracted from transmission line method (TLM) characterisation. Fabricated two-finger AlN/GaN MOS-HEMTs with 3 μm gate length and 100 μm gate width showed good gate control of drain currents up to a gate bias of 3 V and achieved a maximum drain current, I DSmax of ~1000 mA/mm. The peak extrinsic transconductance, G max , of the device is ~230 mS/mm at V DS = 4 V. Current gain cut-off frequency, f T and maximum oscillation frequency, f MAX were 2.8 and 7.9 GHz respectively. This approach provides a simple fabrication process for realising high performance AlN/GaN MOS-HEMT for high power and high frequency applications.</description><identifier>ISBN: 9781424472314</identifier><identifier>ISBN: 1424472318</identifier><identifier>EISBN: 9782874870170</identifier><identifier>EISBN: 287487017X</identifier><language>eng</language><publisher>IEEE</publisher><subject>AIN/GaN ; Al 2 O 3 ; Aluminum oxide ; Gallium nitride ; HEMT ; HEMTs ; Logic gates ; MOS-HEMT ; Ohmic contacts ; Resistance ; Semiconductor device measurement ; thermal oxidation ; wet etching</subject><ispartof>The 5th European Microwave Integrated Circuits Conference, 2010, p.306-309</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5613665$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,777,781,786,787,2052,54901</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5613665$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Taking, S</creatorcontrib><creatorcontrib>Khokhar, A Z</creatorcontrib><creatorcontrib>MacFarlane, D</creatorcontrib><creatorcontrib>Sharabi, S</creatorcontrib><creatorcontrib>Dabiran, A M</creatorcontrib><creatorcontrib>Wasige, E</creatorcontrib><title>New process for low sheet and ohmic contact resistance of AIN/GaN MOS-HEMTs</title><title>The 5th European Microwave Integrated Circuits Conference</title><addtitle>EMICC</addtitle><description>This paper reports a novel method for producing low ohmic contact resistance, R C , as well as low sheet resistance, R sh , on AlN/GaN MOS-HEMT structures. The method relies on the protection of the very sensitive AlN epi-layer from exposure to liquid chemicals during processing using evaporated Al, which on thermal oxidation forms Al 2 O 3 . The Al 2 O 3 acts as a surface passivant and as a gate dielectric for transistors that are then fabricated. In contrast to previous approaches, the ohmic contact regions are prepared for metal deposition only using wet etching with 16H 3 PO 4 :HNO 3 :2H 2 O aluminium etch solution and so no damage to the surface associated with dry etching techniques occurs. From the ohmic contact optimisations, low average values of R C and R sh of ~0.49 Ω.mm and ~159 Ω/□, respectively, extracted from transmission line method (TLM) characterisation. Fabricated two-finger AlN/GaN MOS-HEMTs with 3 μm gate length and 100 μm gate width showed good gate control of drain currents up to a gate bias of 3 V and achieved a maximum drain current, I DSmax of ~1000 mA/mm. The peak extrinsic transconductance, G max , of the device is ~230 mS/mm at V DS = 4 V. Current gain cut-off frequency, f T and maximum oscillation frequency, f MAX were 2.8 and 7.9 GHz respectively. This approach provides a simple fabrication process for realising high performance AlN/GaN MOS-HEMT for high power and high frequency applications.</description><subject>AIN/GaN</subject><subject>Al 2 O 3</subject><subject>Aluminum oxide</subject><subject>Gallium nitride</subject><subject>HEMT</subject><subject>HEMTs</subject><subject>Logic gates</subject><subject>MOS-HEMT</subject><subject>Ohmic contacts</subject><subject>Resistance</subject><subject>Semiconductor device measurement</subject><subject>thermal oxidation</subject><subject>wet etching</subject><isbn>9781424472314</isbn><isbn>1424472318</isbn><isbn>9782874870170</isbn><isbn>287487017X</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNp9icEKgkAUADciKMov6PJ-QHJ1de0YYRmhHfIuy_ZEQ13ZJ0h_X0Tn5jIMM2POXsZ-LEUsPS69-be58IWQfsDFkjlET--DCH0e8RW75jjBYI1GIqiMhdZMQDXiCKp_gKm7RoM2_aj0CBapoVH1GsFUcLjku7PKIbvd3TTJCtqwRaVaQufnNduekuKYug0iloNtOmVfZRjxIIrC4P99Az9UOP4</recordid><startdate>201009</startdate><enddate>201009</enddate><creator>Taking, S</creator><creator>Khokhar, A Z</creator><creator>MacFarlane, D</creator><creator>Sharabi, S</creator><creator>Dabiran, A M</creator><creator>Wasige, E</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201009</creationdate><title>New process for low sheet and ohmic contact resistance of AIN/GaN MOS-HEMTs</title><author>Taking, S ; Khokhar, A Z ; MacFarlane, D ; Sharabi, S ; Dabiran, A M ; Wasige, E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_56136653</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>AIN/GaN</topic><topic>Al 2 O 3</topic><topic>Aluminum oxide</topic><topic>Gallium nitride</topic><topic>HEMT</topic><topic>HEMTs</topic><topic>Logic gates</topic><topic>MOS-HEMT</topic><topic>Ohmic contacts</topic><topic>Resistance</topic><topic>Semiconductor device measurement</topic><topic>thermal oxidation</topic><topic>wet etching</topic><toplevel>online_resources</toplevel><creatorcontrib>Taking, S</creatorcontrib><creatorcontrib>Khokhar, A Z</creatorcontrib><creatorcontrib>MacFarlane, D</creatorcontrib><creatorcontrib>Sharabi, S</creatorcontrib><creatorcontrib>Dabiran, A M</creatorcontrib><creatorcontrib>Wasige, E</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Taking, S</au><au>Khokhar, A Z</au><au>MacFarlane, D</au><au>Sharabi, S</au><au>Dabiran, A M</au><au>Wasige, E</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>New process for low sheet and ohmic contact resistance of AIN/GaN MOS-HEMTs</atitle><btitle>The 5th European Microwave Integrated Circuits Conference</btitle><stitle>EMICC</stitle><date>2010-09</date><risdate>2010</risdate><spage>306</spage><epage>309</epage><pages>306-309</pages><isbn>9781424472314</isbn><isbn>1424472318</isbn><eisbn>9782874870170</eisbn><eisbn>287487017X</eisbn><abstract>This paper reports a novel method for producing low ohmic contact resistance, R C , as well as low sheet resistance, R sh , on AlN/GaN MOS-HEMT structures. The method relies on the protection of the very sensitive AlN epi-layer from exposure to liquid chemicals during processing using evaporated Al, which on thermal oxidation forms Al 2 O 3 . The Al 2 O 3 acts as a surface passivant and as a gate dielectric for transistors that are then fabricated. In contrast to previous approaches, the ohmic contact regions are prepared for metal deposition only using wet etching with 16H 3 PO 4 :HNO 3 :2H 2 O aluminium etch solution and so no damage to the surface associated with dry etching techniques occurs. From the ohmic contact optimisations, low average values of R C and R sh of ~0.49 Ω.mm and ~159 Ω/□, respectively, extracted from transmission line method (TLM) characterisation. Fabricated two-finger AlN/GaN MOS-HEMTs with 3 μm gate length and 100 μm gate width showed good gate control of drain currents up to a gate bias of 3 V and achieved a maximum drain current, I DSmax of ~1000 mA/mm. The peak extrinsic transconductance, G max , of the device is ~230 mS/mm at V DS = 4 V. Current gain cut-off frequency, f T and maximum oscillation frequency, f MAX were 2.8 and 7.9 GHz respectively. This approach provides a simple fabrication process for realising high performance AlN/GaN MOS-HEMT for high power and high frequency applications.</abstract><pub>IEEE</pub></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISBN: 9781424472314 |
ispartof | The 5th European Microwave Integrated Circuits Conference, 2010, p.306-309 |
issn | |
language | eng |
recordid | cdi_ieee_primary_5613665 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | AIN/GaN Al 2 O 3 Aluminum oxide Gallium nitride HEMT HEMTs Logic gates MOS-HEMT Ohmic contacts Resistance Semiconductor device measurement thermal oxidation wet etching |
title | New process for low sheet and ohmic contact resistance of AIN/GaN MOS-HEMTs |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T08%3A55%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=New%20process%20for%20low%20sheet%20and%20ohmic%20contact%20resistance%20of%20AIN/GaN%20MOS-HEMTs&rft.btitle=The%205th%20European%20Microwave%20Integrated%20Circuits%20Conference&rft.au=Taking,%20S&rft.date=2010-09&rft.spage=306&rft.epage=309&rft.pages=306-309&rft.isbn=9781424472314&rft.isbn_list=1424472318&rft_id=info:doi/&rft_dat=%3Cieee_6IE%3E5613665%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9782874870170&rft.eisbn_list=287487017X&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5613665&rfr_iscdi=true |