Fault-tolerance and noise modelling in nanoscale circuit design
Fault-tolerance in integrated circuit design has become an alarming issue for circuit designers and semiconductor industries wishing to downscale transistor dimensions to their utmost. The motivation to conduct research on fault-tolerant design is backed by the observation that the noise which was i...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 4 |
|---|---|
| container_issue | |
| container_start_page | 1 |
| container_title | |
| container_volume | 2 |
| creator | Anwer, Jahanzeb Fayyaz, Ahmad Masud, Muhammad M Shaukat, Saleem F Khalid, Usman Hamid, Nor H |
| description | Fault-tolerance in integrated circuit design has become an alarming issue for circuit designers and semiconductor industries wishing to downscale transistor dimensions to their utmost. The motivation to conduct research on fault-tolerant design is backed by the observation that the noise which was ineffective in the large-dimension circuits is expected to cause a significant downgraded performance in low-scaled transistor operation of future CMOS technology models. This paper is destined to give an overview of all the major fault-tolerance techniques and noise models proposed so far. Summing and analysing all this work, we have divided the literature into three categories and discussed their applicability in terms of proposing circuit design modifications, finding output error probability or methods proposed to achieve highly accurate simulation results. |
| doi_str_mv | 10.1109/ISSSE.2010.5606936 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5606936</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5606936</ieee_id><sourcerecordid>5606936</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-3d265d7d987b62d7bbf1e94c6868685003814f3e0370164c3ae2f5ffd68695ba3</originalsourceid><addsrcrecordid>eNo1j8FKAzEYhCMqWGtfQC95ga1_kk02OYmUVgsFD9t7ySZ_SiTNymZ78O1dsTKHYRgYviHkkcGSMTDP27Zt10sOU5YKlBHqiixMo1nN61oJKfU1uf8PnN2QGWeKVaCZuSOLUj4BQDBtpoEZednYcxqrsU842OyQ2uxp7mNBeuo9phTzkcZMs819cTYhdXFw5zhSjyUe8wO5DTYVXFx8Tvab9X71Xu0-3rar110VDYyV8FxJ33ijm05x33RdYGhqp_Sv5MQz0QeBIBpgqnbCIg8yBD_VRnZWzMnT32xExMPXEE92-D5c7osffv1Llw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Fault-tolerance and noise modelling in nanoscale circuit design</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Anwer, Jahanzeb ; Fayyaz, Ahmad ; Masud, Muhammad M ; Shaukat, Saleem F ; Khalid, Usman ; Hamid, Nor H</creator><creatorcontrib>Anwer, Jahanzeb ; Fayyaz, Ahmad ; Masud, Muhammad M ; Shaukat, Saleem F ; Khalid, Usman ; Hamid, Nor H</creatorcontrib><description>Fault-tolerance in integrated circuit design has become an alarming issue for circuit designers and semiconductor industries wishing to downscale transistor dimensions to their utmost. The motivation to conduct research on fault-tolerant design is backed by the observation that the noise which was ineffective in the large-dimension circuits is expected to cause a significant downgraded performance in low-scaled transistor operation of future CMOS technology models. This paper is destined to give an overview of all the major fault-tolerance techniques and noise models proposed so far. Summing and analysing all this work, we have divided the literature into three categories and discussed their applicability in terms of proposing circuit design modifications, finding output error probability or methods proposed to achieve highly accurate simulation results.</description><identifier>ISSN: 2161-0819</identifier><identifier>ISBN: 1424463521</identifier><identifier>ISBN: 9781424463527</identifier><identifier>EISBN: 9781424463558</identifier><identifier>EISBN: 1424463556</identifier><identifier>EISBN: 1424463548</identifier><identifier>EISBN: 9781424463541</identifier><identifier>DOI: 10.1109/ISSSE.2010.5606936</identifier><language>eng</language><publisher>IEEE</publisher><subject>Computational modeling ; Integrated circuit modeling ; Logic gates ; Mathematical model ; Noise ; Semiconductor device modeling ; Solid modeling</subject><ispartof>2010 International Symposium on Signals, Systems and Electronics, 2010, Vol.2, p.1-4</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5606936$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,27904,54899</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5606936$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Anwer, Jahanzeb</creatorcontrib><creatorcontrib>Fayyaz, Ahmad</creatorcontrib><creatorcontrib>Masud, Muhammad M</creatorcontrib><creatorcontrib>Shaukat, Saleem F</creatorcontrib><creatorcontrib>Khalid, Usman</creatorcontrib><creatorcontrib>Hamid, Nor H</creatorcontrib><title>Fault-tolerance and noise modelling in nanoscale circuit design</title><title>2010 International Symposium on Signals, Systems and Electronics</title><addtitle>ISSSE</addtitle><description>Fault-tolerance in integrated circuit design has become an alarming issue for circuit designers and semiconductor industries wishing to downscale transistor dimensions to their utmost. The motivation to conduct research on fault-tolerant design is backed by the observation that the noise which was ineffective in the large-dimension circuits is expected to cause a significant downgraded performance in low-scaled transistor operation of future CMOS technology models. This paper is destined to give an overview of all the major fault-tolerance techniques and noise models proposed so far. Summing and analysing all this work, we have divided the literature into three categories and discussed their applicability in terms of proposing circuit design modifications, finding output error probability or methods proposed to achieve highly accurate simulation results.</description><subject>Computational modeling</subject><subject>Integrated circuit modeling</subject><subject>Logic gates</subject><subject>Mathematical model</subject><subject>Noise</subject><subject>Semiconductor device modeling</subject><subject>Solid modeling</subject><issn>2161-0819</issn><isbn>1424463521</isbn><isbn>9781424463527</isbn><isbn>9781424463558</isbn><isbn>1424463556</isbn><isbn>1424463548</isbn><isbn>9781424463541</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1j8FKAzEYhCMqWGtfQC95ga1_kk02OYmUVgsFD9t7ySZ_SiTNymZ78O1dsTKHYRgYviHkkcGSMTDP27Zt10sOU5YKlBHqiixMo1nN61oJKfU1uf8PnN2QGWeKVaCZuSOLUj4BQDBtpoEZednYcxqrsU842OyQ2uxp7mNBeuo9phTzkcZMs819cTYhdXFw5zhSjyUe8wO5DTYVXFx8Tvab9X71Xu0-3rar110VDYyV8FxJ33ijm05x33RdYGhqp_Sv5MQz0QeBIBpgqnbCIg8yBD_VRnZWzMnT32xExMPXEE92-D5c7osffv1Llw</recordid><startdate>201009</startdate><enddate>201009</enddate><creator>Anwer, Jahanzeb</creator><creator>Fayyaz, Ahmad</creator><creator>Masud, Muhammad M</creator><creator>Shaukat, Saleem F</creator><creator>Khalid, Usman</creator><creator>Hamid, Nor H</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201009</creationdate><title>Fault-tolerance and noise modelling in nanoscale circuit design</title><author>Anwer, Jahanzeb ; Fayyaz, Ahmad ; Masud, Muhammad M ; Shaukat, Saleem F ; Khalid, Usman ; Hamid, Nor H</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-3d265d7d987b62d7bbf1e94c6868685003814f3e0370164c3ae2f5ffd68695ba3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Computational modeling</topic><topic>Integrated circuit modeling</topic><topic>Logic gates</topic><topic>Mathematical model</topic><topic>Noise</topic><topic>Semiconductor device modeling</topic><topic>Solid modeling</topic><toplevel>online_resources</toplevel><creatorcontrib>Anwer, Jahanzeb</creatorcontrib><creatorcontrib>Fayyaz, Ahmad</creatorcontrib><creatorcontrib>Masud, Muhammad M</creatorcontrib><creatorcontrib>Shaukat, Saleem F</creatorcontrib><creatorcontrib>Khalid, Usman</creatorcontrib><creatorcontrib>Hamid, Nor H</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Anwer, Jahanzeb</au><au>Fayyaz, Ahmad</au><au>Masud, Muhammad M</au><au>Shaukat, Saleem F</au><au>Khalid, Usman</au><au>Hamid, Nor H</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Fault-tolerance and noise modelling in nanoscale circuit design</atitle><btitle>2010 International Symposium on Signals, Systems and Electronics</btitle><stitle>ISSSE</stitle><date>2010-09</date><risdate>2010</risdate><volume>2</volume><spage>1</spage><epage>4</epage><pages>1-4</pages><issn>2161-0819</issn><isbn>1424463521</isbn><isbn>9781424463527</isbn><eisbn>9781424463558</eisbn><eisbn>1424463556</eisbn><eisbn>1424463548</eisbn><eisbn>9781424463541</eisbn><abstract>Fault-tolerance in integrated circuit design has become an alarming issue for circuit designers and semiconductor industries wishing to downscale transistor dimensions to their utmost. The motivation to conduct research on fault-tolerant design is backed by the observation that the noise which was ineffective in the large-dimension circuits is expected to cause a significant downgraded performance in low-scaled transistor operation of future CMOS technology models. This paper is destined to give an overview of all the major fault-tolerance techniques and noise models proposed so far. Summing and analysing all this work, we have divided the literature into three categories and discussed their applicability in terms of proposing circuit design modifications, finding output error probability or methods proposed to achieve highly accurate simulation results.</abstract><pub>IEEE</pub><doi>10.1109/ISSSE.2010.5606936</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 2161-0819 |
| ispartof | 2010 International Symposium on Signals, Systems and Electronics, 2010, Vol.2, p.1-4 |
| issn | 2161-0819 |
| language | eng |
| recordid | cdi_ieee_primary_5606936 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Computational modeling Integrated circuit modeling Logic gates Mathematical model Noise Semiconductor device modeling Solid modeling |
| title | Fault-tolerance and noise modelling in nanoscale circuit design |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T02%3A53%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Fault-tolerance%20and%20noise%20modelling%20in%20nanoscale%20circuit%20design&rft.btitle=2010%20International%20Symposium%20on%20Signals,%20Systems%20and%20Electronics&rft.au=Anwer,%20Jahanzeb&rft.date=2010-09&rft.volume=2&rft.spage=1&rft.epage=4&rft.pages=1-4&rft.issn=2161-0819&rft.isbn=1424463521&rft.isbn_list=9781424463527&rft_id=info:doi/10.1109/ISSSE.2010.5606936&rft_dat=%3Cieee_6IE%3E5606936%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781424463558&rft.eisbn_list=1424463556&rft.eisbn_list=1424463548&rft.eisbn_list=9781424463541&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5606936&rfr_iscdi=true |