DC-Link Ripple Current Reduction for Paralleled Three-Phase Voltage-Source Converters With Interleaving
This paper presents a complete analysis of studying the impact of interleaving on the ripple current in the dc-side passive components of paralleled three-phase voltage-source converters (VSCs). The analysis considers the effects of different pulsewidth modulation scheme, the modulation index, the i...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on power electronics 2011-06, Vol.26 (6), p.1741-1753 |
|---|---|
| Hauptverfasser: | , , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1753 |
|---|---|
| container_issue | 6 |
| container_start_page | 1741 |
| container_title | IEEE transactions on power electronics |
| container_volume | 26 |
| creator | Di Zhang Fei Wang Burgos, Rolando Rixin Lai Boroyevich, Dushan |
| description | This paper presents a complete analysis of studying the impact of interleaving on the ripple current in the dc-side passive components of paralleled three-phase voltage-source converters (VSCs). The analysis considers the effects of different pulsewidth modulation scheme, the modulation index, the interleaving angle, and the power factor or displacement angle. In the analysis, the rms value of the total ripple current in the dc-side is used as figure of merit and calculated in the frequency domain. The results obtained show that all of the factors considered can strongly affect the rms value one way or another. Based on the analysis, the interleaving angle-optimization method is shown to minimize the rms in different cases. The effect of circulating currents on the ripple currents in the dc-side passive components is also taken into consideration to perform a more accurate analysis. All the analysis is based on an example system containing two VSCs, but the proposed analysis method in the frequency domain can be easily expandable for multiple paralleled VSCs. Experimental results are used to verify the analysis conducted. |
| doi_str_mv | 10.1109/TPEL.2010.2082002 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_ieee_primary_5590303</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5590303</ieee_id><sourcerecordid>2422530561</sourcerecordid><originalsourceid>FETCH-LOGICAL-c322t-43d2b7a024073f7a22dd3200dbb98e54994471c8f1edb21b976d7ad9f1b9e49a3</originalsourceid><addsrcrecordid>eNo9kF9LwzAUxYMoOKcfQHwJgo-dN3-6NI9Spw4Gjjn1saTN7Vat7Uzagd_ejI093XuTc85NfoRcMxgxBvp-OZ_MRhzCyCHhAPyEDJiWLApH6pQMIEniKNFanJML778AmIyBDcjqMY1mVfNNF9VmUyNNe-ew6egCbV90VdvQsnV0bpypa6zR0uXaIUbztfFIP9q6MyuM3treFcHbNlt0HTpPP6tuTadN6Gs026pZXZKz0tQerw51SN6fJsv0JZq9Pk_Th1lUCM67SArLc2WAS1CiVIZza0X4js1znWAstZZSsSIpGdqcs1yrsVXG6jK0KLURQ3K7z9249rdH32Vf4XFNWJklCVdjCWIcRGwvKlzrvcMy27jqx7i_jEG2w5ntcGY7nNkBZ_DcHYKNL0xdOtMUlT8aecyVhMB3SG72ugoRj9dxrEGAEP98QH32</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>882764036</pqid></control><display><type>article</type><title>DC-Link Ripple Current Reduction for Paralleled Three-Phase Voltage-Source Converters With Interleaving</title><source>IEEE Electronic Library (IEL)</source><creator>Di Zhang ; Fei Wang ; Burgos, Rolando ; Rixin Lai ; Boroyevich, Dushan</creator><creatorcontrib>Di Zhang ; Fei Wang ; Burgos, Rolando ; Rixin Lai ; Boroyevich, Dushan</creatorcontrib><description>This paper presents a complete analysis of studying the impact of interleaving on the ripple current in the dc-side passive components of paralleled three-phase voltage-source converters (VSCs). The analysis considers the effects of different pulsewidth modulation scheme, the modulation index, the interleaving angle, and the power factor or displacement angle. In the analysis, the rms value of the total ripple current in the dc-side is used as figure of merit and calculated in the frequency domain. The results obtained show that all of the factors considered can strongly affect the rms value one way or another. Based on the analysis, the interleaving angle-optimization method is shown to minimize the rms in different cases. The effect of circulating currents on the ripple currents in the dc-side passive components is also taken into consideration to perform a more accurate analysis. All the analysis is based on an example system containing two VSCs, but the proposed analysis method in the frequency domain can be easily expandable for multiple paralleled VSCs. Experimental results are used to verify the analysis conducted.</description><identifier>ISSN: 0885-8993</identifier><identifier>EISSN: 1941-0107</identifier><identifier>DOI: 10.1109/TPEL.2010.2082002</identifier><identifier>CODEN: ITPEE8</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Applied sciences ; Capacitors ; Convertors ; Direct current networks ; Electric currents ; Electric power ; Electrical engineering. Electrical power engineering ; Electrical machines ; Electrical power engineering ; Electronic equipment and fabrication. Passive components, printed wiring boards, connectics ; Electronics ; Exact sciences and technology ; Frequencies ; Harmonic analysis ; Harmonic current ; interleaving ; Optimization ; parallel ; Power conversion ; Power networks and lines ; Pulse width modulation ; Reliability ; ripple current ; Switches ; Theory. Simulation ; voltage-source converter (VSC)</subject><ispartof>IEEE transactions on power electronics, 2011-06, Vol.26 (6), p.1741-1753</ispartof><rights>2015 INIST-CNRS</rights><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Jun 2011</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c322t-43d2b7a024073f7a22dd3200dbb98e54994471c8f1edb21b976d7ad9f1b9e49a3</citedby><cites>FETCH-LOGICAL-c322t-43d2b7a024073f7a22dd3200dbb98e54994471c8f1edb21b976d7ad9f1b9e49a3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5590303$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5590303$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=25274099$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Di Zhang</creatorcontrib><creatorcontrib>Fei Wang</creatorcontrib><creatorcontrib>Burgos, Rolando</creatorcontrib><creatorcontrib>Rixin Lai</creatorcontrib><creatorcontrib>Boroyevich, Dushan</creatorcontrib><title>DC-Link Ripple Current Reduction for Paralleled Three-Phase Voltage-Source Converters With Interleaving</title><title>IEEE transactions on power electronics</title><addtitle>TPEL</addtitle><description>This paper presents a complete analysis of studying the impact of interleaving on the ripple current in the dc-side passive components of paralleled three-phase voltage-source converters (VSCs). The analysis considers the effects of different pulsewidth modulation scheme, the modulation index, the interleaving angle, and the power factor or displacement angle. In the analysis, the rms value of the total ripple current in the dc-side is used as figure of merit and calculated in the frequency domain. The results obtained show that all of the factors considered can strongly affect the rms value one way or another. Based on the analysis, the interleaving angle-optimization method is shown to minimize the rms in different cases. The effect of circulating currents on the ripple currents in the dc-side passive components is also taken into consideration to perform a more accurate analysis. All the analysis is based on an example system containing two VSCs, but the proposed analysis method in the frequency domain can be easily expandable for multiple paralleled VSCs. Experimental results are used to verify the analysis conducted.</description><subject>Applied sciences</subject><subject>Capacitors</subject><subject>Convertors</subject><subject>Direct current networks</subject><subject>Electric currents</subject><subject>Electric power</subject><subject>Electrical engineering. Electrical power engineering</subject><subject>Electrical machines</subject><subject>Electrical power engineering</subject><subject>Electronic equipment and fabrication. Passive components, printed wiring boards, connectics</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Frequencies</subject><subject>Harmonic analysis</subject><subject>Harmonic current</subject><subject>interleaving</subject><subject>Optimization</subject><subject>parallel</subject><subject>Power conversion</subject><subject>Power networks and lines</subject><subject>Pulse width modulation</subject><subject>Reliability</subject><subject>ripple current</subject><subject>Switches</subject><subject>Theory. Simulation</subject><subject>voltage-source converter (VSC)</subject><issn>0885-8993</issn><issn>1941-0107</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2011</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kF9LwzAUxYMoOKcfQHwJgo-dN3-6NI9Spw4Gjjn1saTN7Vat7Uzagd_ejI093XuTc85NfoRcMxgxBvp-OZ_MRhzCyCHhAPyEDJiWLApH6pQMIEniKNFanJML778AmIyBDcjqMY1mVfNNF9VmUyNNe-ew6egCbV90VdvQsnV0bpypa6zR0uXaIUbztfFIP9q6MyuM3treFcHbNlt0HTpPP6tuTadN6Gs026pZXZKz0tQerw51SN6fJsv0JZq9Pk_Th1lUCM67SArLc2WAS1CiVIZza0X4js1znWAstZZSsSIpGdqcs1yrsVXG6jK0KLURQ3K7z9249rdH32Vf4XFNWJklCVdjCWIcRGwvKlzrvcMy27jqx7i_jEG2w5ntcGY7nNkBZ_DcHYKNL0xdOtMUlT8aecyVhMB3SG72ugoRj9dxrEGAEP98QH32</recordid><startdate>20110601</startdate><enddate>20110601</enddate><creator>Di Zhang</creator><creator>Fei Wang</creator><creator>Burgos, Rolando</creator><creator>Rixin Lai</creator><creator>Boroyevich, Dushan</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7TB</scope><scope>8FD</scope><scope>FR3</scope><scope>JQ2</scope><scope>KR7</scope><scope>L7M</scope></search><sort><creationdate>20110601</creationdate><title>DC-Link Ripple Current Reduction for Paralleled Three-Phase Voltage-Source Converters With Interleaving</title><author>Di Zhang ; Fei Wang ; Burgos, Rolando ; Rixin Lai ; Boroyevich, Dushan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c322t-43d2b7a024073f7a22dd3200dbb98e54994471c8f1edb21b976d7ad9f1b9e49a3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Applied sciences</topic><topic>Capacitors</topic><topic>Convertors</topic><topic>Direct current networks</topic><topic>Electric currents</topic><topic>Electric power</topic><topic>Electrical engineering. Electrical power engineering</topic><topic>Electrical machines</topic><topic>Electrical power engineering</topic><topic>Electronic equipment and fabrication. Passive components, printed wiring boards, connectics</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Frequencies</topic><topic>Harmonic analysis</topic><topic>Harmonic current</topic><topic>interleaving</topic><topic>Optimization</topic><topic>parallel</topic><topic>Power conversion</topic><topic>Power networks and lines</topic><topic>Pulse width modulation</topic><topic>Reliability</topic><topic>ripple current</topic><topic>Switches</topic><topic>Theory. Simulation</topic><topic>voltage-source converter (VSC)</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Di Zhang</creatorcontrib><creatorcontrib>Fei Wang</creatorcontrib><creatorcontrib>Burgos, Rolando</creatorcontrib><creatorcontrib>Rixin Lai</creatorcontrib><creatorcontrib>Boroyevich, Dushan</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Mechanical & Transportation Engineering Abstracts</collection><collection>Technology Research Database</collection><collection>Engineering Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Civil Engineering Abstracts</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on power electronics</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Di Zhang</au><au>Fei Wang</au><au>Burgos, Rolando</au><au>Rixin Lai</au><au>Boroyevich, Dushan</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>DC-Link Ripple Current Reduction for Paralleled Three-Phase Voltage-Source Converters With Interleaving</atitle><jtitle>IEEE transactions on power electronics</jtitle><stitle>TPEL</stitle><date>2011-06-01</date><risdate>2011</risdate><volume>26</volume><issue>6</issue><spage>1741</spage><epage>1753</epage><pages>1741-1753</pages><issn>0885-8993</issn><eissn>1941-0107</eissn><coden>ITPEE8</coden><abstract>This paper presents a complete analysis of studying the impact of interleaving on the ripple current in the dc-side passive components of paralleled three-phase voltage-source converters (VSCs). The analysis considers the effects of different pulsewidth modulation scheme, the modulation index, the interleaving angle, and the power factor or displacement angle. In the analysis, the rms value of the total ripple current in the dc-side is used as figure of merit and calculated in the frequency domain. The results obtained show that all of the factors considered can strongly affect the rms value one way or another. Based on the analysis, the interleaving angle-optimization method is shown to minimize the rms in different cases. The effect of circulating currents on the ripple currents in the dc-side passive components is also taken into consideration to perform a more accurate analysis. All the analysis is based on an example system containing two VSCs, but the proposed analysis method in the frequency domain can be easily expandable for multiple paralleled VSCs. Experimental results are used to verify the analysis conducted.</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/TPEL.2010.2082002</doi><tpages>13</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0885-8993 |
| ispartof | IEEE transactions on power electronics, 2011-06, Vol.26 (6), p.1741-1753 |
| issn | 0885-8993 1941-0107 |
| language | eng |
| recordid | cdi_ieee_primary_5590303 |
| source | IEEE Electronic Library (IEL) |
| subjects | Applied sciences Capacitors Convertors Direct current networks Electric currents Electric power Electrical engineering. Electrical power engineering Electrical machines Electrical power engineering Electronic equipment and fabrication. Passive components, printed wiring boards, connectics Electronics Exact sciences and technology Frequencies Harmonic analysis Harmonic current interleaving Optimization parallel Power conversion Power networks and lines Pulse width modulation Reliability ripple current Switches Theory. Simulation voltage-source converter (VSC) |
| title | DC-Link Ripple Current Reduction for Paralleled Three-Phase Voltage-Source Converters With Interleaving |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T00%3A43%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=DC-Link%20Ripple%20Current%20Reduction%20for%20Paralleled%20Three-Phase%20Voltage-Source%20Converters%20With%20Interleaving&rft.jtitle=IEEE%20transactions%20on%20power%20electronics&rft.au=Di%20Zhang&rft.date=2011-06-01&rft.volume=26&rft.issue=6&rft.spage=1741&rft.epage=1753&rft.pages=1741-1753&rft.issn=0885-8993&rft.eissn=1941-0107&rft.coden=ITPEE8&rft_id=info:doi/10.1109/TPEL.2010.2082002&rft_dat=%3Cproquest_RIE%3E2422530561%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=882764036&rft_id=info:pmid/&rft_ieee_id=5590303&rfr_iscdi=true |