Hierarchical data structure-based timing controller design for plasma display panels

In this paper, we propose a timing controller design to use a hierarchical structure of control signals for plasma display panels (PDPs). Also, we used a double buffering and a repeatable FIFO in order to reduce the workload of memory accesses for control data, and provided a graphical user interfac...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	Yeoul Na, Seok Joong Hwang, Giseong Bak, Seon Wook Kim, Cheol Ho Lee, Junkyu Min, Taejin Kim
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Brightness Control systems Flash memory Plasma displays Prototypes Signal design Signal generators Switches Timing Voltage
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!