A novel scalable and reconfigurable emulation platform for embedded systems verification

Modern embedded systems are characterized by a heterogeneous architecture including several modules (e.g., DSPs, memories and mixed-signal IPs) often integrated with one or more microprocessor cores controlling the system functionalities by means of embedded software programs. The verification of su...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Di Marzio, M, Grosso, M, Reorda, M S, Sterpone, L, Audisio, G, Sabatini, M
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 868
container_issue
container_start_page 865
container_title
container_volume
creator Di Marzio, M
Grosso, M
Reorda, M S
Sterpone, L
Audisio, G
Sabatini, M
description Modern embedded systems are characterized by a heterogeneous architecture including several modules (e.g., DSPs, memories and mixed-signal IPs) often integrated with one or more microprocessor cores controlling the system functionalities by means of embedded software programs. The verification of such a kind of systems has become a challenge due to their increasing complexity that makes traditional simulation and emulation techniques unaffordable methods for current quality and time-to-market constraints. This paper presents a new platform for the hardware and software verification of modern embedded systems based on a reconfigurable device. The main novelty consists in an infrastructure architecture containing a signal processing IP and a microprocessor core flexibly interfaced with the device under validation, aimed at the overall reduction of the design verification time. It also provides a dynamic interface supporting the software verification of the embedded system microprocessors. The proposed environment is fully scalable and adaptable to the requirements of a general purpose embedded system, enabling advanced verification flows at different phases of design and integration without time expensive interface modification. Experimental and performance analysis on a real industrial case study are reported proving the effectiveness of the proposed solution.
doi_str_mv 10.1109/ISCAS.2010.5537422
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5537422</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5537422</ieee_id><sourcerecordid>5537422</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-fd1abcd32242503db0e85314b3a0a5b3c900125bf84fea2369ef40cd3854b4a23</originalsourceid><addsrcrecordid>eNo1kMtqAzEMRd1HoNM0P9Bu_AOTyrI941mG0Ecg0EVa6C7YY7lMmUcYJ4H8fU2baqGLztXVQozdC5gLAdXjarNcbOYIadZalgrxgs2q0giFSmkJFV6yDIU2udCor9jtv2Gqa5YBliJXEnDCMgN5oYrk3LBZjN-QSmksZJmxzwXvhyO1PNa2ta4lbnvPR6qHPjRfh_EXUXdo7b4Zer5LGoax46kl7Mh78jye4p66yI80NqGpf1fv2CTYNtLsrFP28fz0vnzN128vq-VinTei1Ps8eGFd7SWiQg3SOyCjpVBOWrDayboCEKhdMCqQRVlUFBSkgNHKqQSm7OHvbkNE293YdHY8bc8Pkz8aXFmx</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A novel scalable and reconfigurable emulation platform for embedded systems verification</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Di Marzio, M ; Grosso, M ; Reorda, M S ; Sterpone, L ; Audisio, G ; Sabatini, M</creator><creatorcontrib>Di Marzio, M ; Grosso, M ; Reorda, M S ; Sterpone, L ; Audisio, G ; Sabatini, M</creatorcontrib><description>Modern embedded systems are characterized by a heterogeneous architecture including several modules (e.g., DSPs, memories and mixed-signal IPs) often integrated with one or more microprocessor cores controlling the system functionalities by means of embedded software programs. The verification of such a kind of systems has become a challenge due to their increasing complexity that makes traditional simulation and emulation techniques unaffordable methods for current quality and time-to-market constraints. This paper presents a new platform for the hardware and software verification of modern embedded systems based on a reconfigurable device. The main novelty consists in an infrastructure architecture containing a signal processing IP and a microprocessor core flexibly interfaced with the device under validation, aimed at the overall reduction of the design verification time. It also provides a dynamic interface supporting the software verification of the embedded system microprocessors. The proposed environment is fully scalable and adaptable to the requirements of a general purpose embedded system, enabling advanced verification flows at different phases of design and integration without time expensive interface modification. Experimental and performance analysis on a real industrial case study are reported proving the effectiveness of the proposed solution.</description><identifier>ISSN: 0271-4302</identifier><identifier>ISBN: 1424453089</identifier><identifier>ISBN: 9781424453085</identifier><identifier>EISSN: 2158-1525</identifier><identifier>EISBN: 9781424453092</identifier><identifier>EISBN: 1424453097</identifier><identifier>DOI: 10.1109/ISCAS.2010.5537422</identifier><identifier>LCCN: 80-646530</identifier><language>eng</language><publisher>IEEE</publisher><subject>Computer architecture ; Control systems ; Digital signal processing ; Embedded software ; Embedded system ; Emulation ; Hardware ; Microprocessors ; Signal processing ; Time to market</subject><ispartof>2010 IEEE International Symposium on Circuits and Systems (ISCAS), 2010, p.865-868</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5537422$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,782,786,791,792,2060,27932,54927</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5537422$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Di Marzio, M</creatorcontrib><creatorcontrib>Grosso, M</creatorcontrib><creatorcontrib>Reorda, M S</creatorcontrib><creatorcontrib>Sterpone, L</creatorcontrib><creatorcontrib>Audisio, G</creatorcontrib><creatorcontrib>Sabatini, M</creatorcontrib><title>A novel scalable and reconfigurable emulation platform for embedded systems verification</title><title>2010 IEEE International Symposium on Circuits and Systems (ISCAS)</title><addtitle>ISCAS</addtitle><description>Modern embedded systems are characterized by a heterogeneous architecture including several modules (e.g., DSPs, memories and mixed-signal IPs) often integrated with one or more microprocessor cores controlling the system functionalities by means of embedded software programs. The verification of such a kind of systems has become a challenge due to their increasing complexity that makes traditional simulation and emulation techniques unaffordable methods for current quality and time-to-market constraints. This paper presents a new platform for the hardware and software verification of modern embedded systems based on a reconfigurable device. The main novelty consists in an infrastructure architecture containing a signal processing IP and a microprocessor core flexibly interfaced with the device under validation, aimed at the overall reduction of the design verification time. It also provides a dynamic interface supporting the software verification of the embedded system microprocessors. The proposed environment is fully scalable and adaptable to the requirements of a general purpose embedded system, enabling advanced verification flows at different phases of design and integration without time expensive interface modification. Experimental and performance analysis on a real industrial case study are reported proving the effectiveness of the proposed solution.</description><subject>Computer architecture</subject><subject>Control systems</subject><subject>Digital signal processing</subject><subject>Embedded software</subject><subject>Embedded system</subject><subject>Emulation</subject><subject>Hardware</subject><subject>Microprocessors</subject><subject>Signal processing</subject><subject>Time to market</subject><issn>0271-4302</issn><issn>2158-1525</issn><isbn>1424453089</isbn><isbn>9781424453085</isbn><isbn>9781424453092</isbn><isbn>1424453097</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1kMtqAzEMRd1HoNM0P9Bu_AOTyrI941mG0Ecg0EVa6C7YY7lMmUcYJ4H8fU2baqGLztXVQozdC5gLAdXjarNcbOYIadZalgrxgs2q0giFSmkJFV6yDIU2udCor9jtv2Gqa5YBliJXEnDCMgN5oYrk3LBZjN-QSmksZJmxzwXvhyO1PNa2ta4lbnvPR6qHPjRfh_EXUXdo7b4Zer5LGoax46kl7Mh78jye4p66yI80NqGpf1fv2CTYNtLsrFP28fz0vnzN128vq-VinTei1Ps8eGFd7SWiQg3SOyCjpVBOWrDayboCEKhdMCqQRVlUFBSkgNHKqQSm7OHvbkNE293YdHY8bc8Pkz8aXFmx</recordid><startdate>201005</startdate><enddate>201005</enddate><creator>Di Marzio, M</creator><creator>Grosso, M</creator><creator>Reorda, M S</creator><creator>Sterpone, L</creator><creator>Audisio, G</creator><creator>Sabatini, M</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201005</creationdate><title>A novel scalable and reconfigurable emulation platform for embedded systems verification</title><author>Di Marzio, M ; Grosso, M ; Reorda, M S ; Sterpone, L ; Audisio, G ; Sabatini, M</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-fd1abcd32242503db0e85314b3a0a5b3c900125bf84fea2369ef40cd3854b4a23</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Computer architecture</topic><topic>Control systems</topic><topic>Digital signal processing</topic><topic>Embedded software</topic><topic>Embedded system</topic><topic>Emulation</topic><topic>Hardware</topic><topic>Microprocessors</topic><topic>Signal processing</topic><topic>Time to market</topic><toplevel>online_resources</toplevel><creatorcontrib>Di Marzio, M</creatorcontrib><creatorcontrib>Grosso, M</creatorcontrib><creatorcontrib>Reorda, M S</creatorcontrib><creatorcontrib>Sterpone, L</creatorcontrib><creatorcontrib>Audisio, G</creatorcontrib><creatorcontrib>Sabatini, M</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Di Marzio, M</au><au>Grosso, M</au><au>Reorda, M S</au><au>Sterpone, L</au><au>Audisio, G</au><au>Sabatini, M</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A novel scalable and reconfigurable emulation platform for embedded systems verification</atitle><btitle>2010 IEEE International Symposium on Circuits and Systems (ISCAS)</btitle><stitle>ISCAS</stitle><date>2010-05</date><risdate>2010</risdate><spage>865</spage><epage>868</epage><pages>865-868</pages><issn>0271-4302</issn><eissn>2158-1525</eissn><isbn>1424453089</isbn><isbn>9781424453085</isbn><eisbn>9781424453092</eisbn><eisbn>1424453097</eisbn><abstract>Modern embedded systems are characterized by a heterogeneous architecture including several modules (e.g., DSPs, memories and mixed-signal IPs) often integrated with one or more microprocessor cores controlling the system functionalities by means of embedded software programs. The verification of such a kind of systems has become a challenge due to their increasing complexity that makes traditional simulation and emulation techniques unaffordable methods for current quality and time-to-market constraints. This paper presents a new platform for the hardware and software verification of modern embedded systems based on a reconfigurable device. The main novelty consists in an infrastructure architecture containing a signal processing IP and a microprocessor core flexibly interfaced with the device under validation, aimed at the overall reduction of the design verification time. It also provides a dynamic interface supporting the software verification of the embedded system microprocessors. The proposed environment is fully scalable and adaptable to the requirements of a general purpose embedded system, enabling advanced verification flows at different phases of design and integration without time expensive interface modification. Experimental and performance analysis on a real industrial case study are reported proving the effectiveness of the proposed solution.</abstract><pub>IEEE</pub><doi>10.1109/ISCAS.2010.5537422</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0271-4302
ispartof 2010 IEEE International Symposium on Circuits and Systems (ISCAS), 2010, p.865-868
issn 0271-4302
2158-1525
language eng
recordid cdi_ieee_primary_5537422
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Computer architecture
Control systems
Digital signal processing
Embedded software
Embedded system
Emulation
Hardware
Microprocessors
Signal processing
Time to market
title A novel scalable and reconfigurable emulation platform for embedded systems verification
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-04T08%3A17%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20novel%20scalable%20and%20reconfigurable%20emulation%20platform%20for%20embedded%20systems%20verification&rft.btitle=2010%20IEEE%20International%20Symposium%20on%20Circuits%20and%20Systems%20(ISCAS)&rft.au=Di%20Marzio,%20M&rft.date=2010-05&rft.spage=865&rft.epage=868&rft.pages=865-868&rft.issn=0271-4302&rft.eissn=2158-1525&rft.isbn=1424453089&rft.isbn_list=9781424453085&rft_id=info:doi/10.1109/ISCAS.2010.5537422&rft_dat=%3Cieee_6IE%3E5537422%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781424453092&rft.eisbn_list=1424453097&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5537422&rfr_iscdi=true