A sub-resonant 40GHz clock distribution network with near zero skew
A sub-resonant mm-wave clock distribution network is presented. The proposed solution introduces near zero skew while consumes significantly less power than alternative approaches such as mesh networks. The clock distribution network was implemented using the TSMC 40 nm LP CMOS process and measured...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1193 |
|---|---|
| container_issue | |
| container_start_page | 1190 |
| container_title | |
| container_volume | |
| creator | Aryanfar, Farshid Ting Wu Koochakzadeh, Masoud Werner, Carl Ken Chang |
| description | A sub-resonant mm-wave clock distribution network is presented. The proposed solution introduces near zero skew while consumes significantly less power than alternative approaches such as mesh networks. The clock distribution network was implemented using the TSMC 40 nm LP CMOS process and measured using a 4-port vector network analyzer. It measures sub-psec skew from 36.6 to 40.2 GHz with less than 20% power penalty compared to resonant solutions. |
| doi_str_mv | 10.1109/MWSYM.2010.5515024 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5515024</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5515024</ieee_id><sourcerecordid>5515024</sourcerecordid><originalsourceid>FETCH-LOGICAL-i105t-2e0c46363615512b530ac690dbb5a6c4cf628eb3e52dc9434304ad31c3a0474a3</originalsourceid><addsrcrecordid>eNpFUM1Kw0AYXP_AWPsCetkXSP129_s2ybEU2wotHlTUU9lstrimJrKbEuzTG7DgzGEYBgZmGLsRMBECirv169P7eiJh8ESCQOIJuxIoETVQLk5ZIinTaSaFPvsPNJ2zBAQWqUZ6u2TjGD9hAJKkvEjYbMrjvkyDi21jmo4jLJYHbnetrXnlYxd8ue982_DGdX0bat777mMwJvCDCy2Pteuv2cXW7KIbH3XEXub3z7NlunpcPMymq9QLoC6VDixqNVAMA2RJCozVBVRlSUZbtFstc1cqR7KyBSpUgKZSwioDmKFRI3b71-udc5vv4L9M-Nkcz1C_ZKBODA</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A sub-resonant 40GHz clock distribution network with near zero skew</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Aryanfar, Farshid ; Ting Wu ; Koochakzadeh, Masoud ; Werner, Carl ; Ken Chang</creator><creatorcontrib>Aryanfar, Farshid ; Ting Wu ; Koochakzadeh, Masoud ; Werner, Carl ; Ken Chang</creatorcontrib><description>A sub-resonant mm-wave clock distribution network is presented. The proposed solution introduces near zero skew while consumes significantly less power than alternative approaches such as mesh networks. The clock distribution network was implemented using the TSMC 40 nm LP CMOS process and measured using a 4-port vector network analyzer. It measures sub-psec skew from 36.6 to 40.2 GHz with less than 20% power penalty compared to resonant solutions.</description><identifier>ISSN: 0149-645X</identifier><identifier>ISBN: 1424460565</identifier><identifier>ISBN: 9781424460564</identifier><identifier>EISSN: 2576-7216</identifier><identifier>EISBN: 1424460581</identifier><identifier>EISBN: 1424477328</identifier><identifier>EISBN: 9781424460588</identifier><identifier>EISBN: 9781424477326</identifier><identifier>EISBN: 9781424460571</identifier><identifier>EISBN: 1424460573</identifier><identifier>DOI: 10.1109/MWSYM.2010.5515024</identifier><language>eng</language><publisher>IEEE</publisher><subject>Active delay-line ; Bandwidth ; Capacitance ; clock network ; Clocks ; CMOS process ; delay line ; Frequency ; Jitter ; Power measurement ; Resonance ; skew ; transmission line ; Transmission line measurements ; Wiring</subject><ispartof>2010 IEEE MTT-S International Microwave Symposium, 2010, p.1190-1193</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5515024$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5515024$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Aryanfar, Farshid</creatorcontrib><creatorcontrib>Ting Wu</creatorcontrib><creatorcontrib>Koochakzadeh, Masoud</creatorcontrib><creatorcontrib>Werner, Carl</creatorcontrib><creatorcontrib>Ken Chang</creatorcontrib><title>A sub-resonant 40GHz clock distribution network with near zero skew</title><title>2010 IEEE MTT-S International Microwave Symposium</title><addtitle>MWSYM</addtitle><description>A sub-resonant mm-wave clock distribution network is presented. The proposed solution introduces near zero skew while consumes significantly less power than alternative approaches such as mesh networks. The clock distribution network was implemented using the TSMC 40 nm LP CMOS process and measured using a 4-port vector network analyzer. It measures sub-psec skew from 36.6 to 40.2 GHz with less than 20% power penalty compared to resonant solutions.</description><subject>Active delay-line</subject><subject>Bandwidth</subject><subject>Capacitance</subject><subject>clock network</subject><subject>Clocks</subject><subject>CMOS process</subject><subject>delay line</subject><subject>Frequency</subject><subject>Jitter</subject><subject>Power measurement</subject><subject>Resonance</subject><subject>skew</subject><subject>transmission line</subject><subject>Transmission line measurements</subject><subject>Wiring</subject><issn>0149-645X</issn><issn>2576-7216</issn><isbn>1424460565</isbn><isbn>9781424460564</isbn><isbn>1424460581</isbn><isbn>1424477328</isbn><isbn>9781424460588</isbn><isbn>9781424477326</isbn><isbn>9781424460571</isbn><isbn>1424460573</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFUM1Kw0AYXP_AWPsCetkXSP129_s2ybEU2wotHlTUU9lstrimJrKbEuzTG7DgzGEYBgZmGLsRMBECirv169P7eiJh8ESCQOIJuxIoETVQLk5ZIinTaSaFPvsPNJ2zBAQWqUZ6u2TjGD9hAJKkvEjYbMrjvkyDi21jmo4jLJYHbnetrXnlYxd8ue982_DGdX0bat777mMwJvCDCy2Pteuv2cXW7KIbH3XEXub3z7NlunpcPMymq9QLoC6VDixqNVAMA2RJCozVBVRlSUZbtFstc1cqR7KyBSpUgKZSwioDmKFRI3b71-udc5vv4L9M-Nkcz1C_ZKBODA</recordid><startdate>201005</startdate><enddate>201005</enddate><creator>Aryanfar, Farshid</creator><creator>Ting Wu</creator><creator>Koochakzadeh, Masoud</creator><creator>Werner, Carl</creator><creator>Ken Chang</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>201005</creationdate><title>A sub-resonant 40GHz clock distribution network with near zero skew</title><author>Aryanfar, Farshid ; Ting Wu ; Koochakzadeh, Masoud ; Werner, Carl ; Ken Chang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i105t-2e0c46363615512b530ac690dbb5a6c4cf628eb3e52dc9434304ad31c3a0474a3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Active delay-line</topic><topic>Bandwidth</topic><topic>Capacitance</topic><topic>clock network</topic><topic>Clocks</topic><topic>CMOS process</topic><topic>delay line</topic><topic>Frequency</topic><topic>Jitter</topic><topic>Power measurement</topic><topic>Resonance</topic><topic>skew</topic><topic>transmission line</topic><topic>Transmission line measurements</topic><topic>Wiring</topic><toplevel>online_resources</toplevel><creatorcontrib>Aryanfar, Farshid</creatorcontrib><creatorcontrib>Ting Wu</creatorcontrib><creatorcontrib>Koochakzadeh, Masoud</creatorcontrib><creatorcontrib>Werner, Carl</creatorcontrib><creatorcontrib>Ken Chang</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Aryanfar, Farshid</au><au>Ting Wu</au><au>Koochakzadeh, Masoud</au><au>Werner, Carl</au><au>Ken Chang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A sub-resonant 40GHz clock distribution network with near zero skew</atitle><btitle>2010 IEEE MTT-S International Microwave Symposium</btitle><stitle>MWSYM</stitle><date>2010-05</date><risdate>2010</risdate><spage>1190</spage><epage>1193</epage><pages>1190-1193</pages><issn>0149-645X</issn><eissn>2576-7216</eissn><isbn>1424460565</isbn><isbn>9781424460564</isbn><eisbn>1424460581</eisbn><eisbn>1424477328</eisbn><eisbn>9781424460588</eisbn><eisbn>9781424477326</eisbn><eisbn>9781424460571</eisbn><eisbn>1424460573</eisbn><abstract>A sub-resonant mm-wave clock distribution network is presented. The proposed solution introduces near zero skew while consumes significantly less power than alternative approaches such as mesh networks. The clock distribution network was implemented using the TSMC 40 nm LP CMOS process and measured using a 4-port vector network analyzer. It measures sub-psec skew from 36.6 to 40.2 GHz with less than 20% power penalty compared to resonant solutions.</abstract><pub>IEEE</pub><doi>10.1109/MWSYM.2010.5515024</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0149-645X |
| ispartof | 2010 IEEE MTT-S International Microwave Symposium, 2010, p.1190-1193 |
| issn | 0149-645X 2576-7216 |
| language | eng |
| recordid | cdi_ieee_primary_5515024 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Active delay-line Bandwidth Capacitance clock network Clocks CMOS process delay line Frequency Jitter Power measurement Resonance skew transmission line Transmission line measurements Wiring |
| title | A sub-resonant 40GHz clock distribution network with near zero skew |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T11%3A11%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20sub-resonant%2040GHz%20clock%20distribution%20network%20with%20near%20zero%20skew&rft.btitle=2010%20IEEE%20MTT-S%20International%20Microwave%20Symposium&rft.au=Aryanfar,%20Farshid&rft.date=2010-05&rft.spage=1190&rft.epage=1193&rft.pages=1190-1193&rft.issn=0149-645X&rft.eissn=2576-7216&rft.isbn=1424460565&rft.isbn_list=9781424460564&rft_id=info:doi/10.1109/MWSYM.2010.5515024&rft_dat=%3Cieee_6IE%3E5515024%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424460581&rft.eisbn_list=1424477328&rft.eisbn_list=9781424460588&rft.eisbn_list=9781424477326&rft.eisbn_list=9781424460571&rft.eisbn_list=1424460573&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5515024&rfr_iscdi=true |