Characterization of high-k/metal gate stack breakdown in the time scale of ESD events

Catastrophic gate oxide breakdown of MOSFETs with high-k gate was characterized under ESD-like pulsed stress. It was found that the excessive gate current after gate oxide failure may result in a loss of gate contact and form a resistive path between the drain and source. Using constant voltage stre...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Yang Yang, Di Sarro, J, Gauthier, R J, Chatty, K, Junjun Li, Mishra, R, Mitra, S, Ioannou, D E
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 852
container_issue
container_start_page 846
container_title
container_volume
creator Yang Yang
Di Sarro, J
Gauthier, R J
Chatty, K
Junjun Li
Mishra, R
Mitra, S
Ioannou, D E
description Catastrophic gate oxide breakdown of MOSFETs with high-k gate was characterized under ESD-like pulsed stress. It was found that the excessive gate current after gate oxide failure may result in a loss of gate contact and form a resistive path between the drain and source. Using constant voltage stress (CVS) method, the gate oxide breakdown voltages (V BD ) of NMSOFETs and PMOSFETs were extracted. NMOSFETs under positive stress were found to have the smallest VBD, while the V BD of the PMOSFETs under positive stress were significantly increased due to the well resistance. Compared to that measured using the CVS method, the V BD from the transmission line pulse method (TLP) was smaller by only less than 10%. Despite the cumulative damages caused by the TLP method, the result is a conservative estimation of the breakdown voltage. The VBD corresponding to the failure time of 1-ns measured using TLP method agrees well with the extrapolation result from the CVS measurements on the time scale ranging from ~100 ns to ~20 μs, suggesting that the failure mechanism remains the same as in the longer time scale.
doi_str_mv 10.1109/IRPS.2010.5488720
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5488720</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5488720</ieee_id><sourcerecordid>5488720</sourcerecordid><originalsourceid>FETCH-LOGICAL-i241t-f4b6d2334da4ec5303cd873dd0e2c015b91de062cd9e7049e6bbe51ab65c471d3</originalsourceid><addsrcrecordid>eNo9kN1OAjEUhOsPiYg8gPGmL7DQ0552t5cGUUlINCLXpNse2AosZrfR6NO7RuLcTCZfZi6GsWsQIwBhx7OX58VIii5qLIpcihN2CSgRNUpbnLI-WFVkUFg4-wdKwHkHNEKWC2l6rF_IzKBQoC7YsG3fRCfU0iD22XJSucb5RE38dikean5Y8ypuqmw73lNyO75xiXibnN_ysiG3DYfPmseap4p4ivuOebej39p0ccfpg-rUXrHe2u1aGh59wJb309fJYzZ_ephNbudZlAgpW2NpglQKg0PyWgnlQ5GrEARJL0CXFgIJI32wlAu0ZMqSNLjSaI85BDVgN3-7kYhW703cu-ZrdbxK_QANEVai</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Characterization of high-k/metal gate stack breakdown in the time scale of ESD events</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Yang Yang ; Di Sarro, J ; Gauthier, R J ; Chatty, K ; Junjun Li ; Mishra, R ; Mitra, S ; Ioannou, D E</creator><creatorcontrib>Yang Yang ; Di Sarro, J ; Gauthier, R J ; Chatty, K ; Junjun Li ; Mishra, R ; Mitra, S ; Ioannou, D E</creatorcontrib><description>Catastrophic gate oxide breakdown of MOSFETs with high-k gate was characterized under ESD-like pulsed stress. It was found that the excessive gate current after gate oxide failure may result in a loss of gate contact and form a resistive path between the drain and source. Using constant voltage stress (CVS) method, the gate oxide breakdown voltages (V BD ) of NMSOFETs and PMOSFETs were extracted. NMOSFETs under positive stress were found to have the smallest VBD, while the V BD of the PMOSFETs under positive stress were significantly increased due to the well resistance. Compared to that measured using the CVS method, the V BD from the transmission line pulse method (TLP) was smaller by only less than 10%. Despite the cumulative damages caused by the TLP method, the result is a conservative estimation of the breakdown voltage. The VBD corresponding to the failure time of 1-ns measured using TLP method agrees well with the extrapolation result from the CVS measurements on the time scale ranging from ~100 ns to ~20 μs, suggesting that the failure mechanism remains the same as in the longer time scale.</description><identifier>ISSN: 1541-7026</identifier><identifier>ISBN: 1424454301</identifier><identifier>ISBN: 9781424454303</identifier><identifier>EISSN: 1938-1891</identifier><identifier>EISBN: 1424454298</identifier><identifier>EISBN: 9781424454297</identifier><identifier>EISBN: 9781424454310</identifier><identifier>EISBN: 142445431X</identifier><identifier>DOI: 10.1109/IRPS.2010.5488720</identifier><identifier>LCCN: 82-640313</identifier><language>eng</language><publisher>IEEE</publisher><subject>Breakdown voltage ; Electric breakdown ; Electrostatic discharge ; electrostatic discharge (ESD) ; gate oxide breakdown ; High K dielectric materials ; high-k dielectrics ; High-K gate dielectrics ; metal gate ; MOSFETs ; Pulse measurements ; Stress ; Time measurement ; Transmission line measurements ; transmission line pulse (TLP)</subject><ispartof>2010 IEEE International Reliability Physics Symposium, 2010, p.846-852</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5488720$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,781,785,790,791,2059,27930,54925</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5488720$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Yang Yang</creatorcontrib><creatorcontrib>Di Sarro, J</creatorcontrib><creatorcontrib>Gauthier, R J</creatorcontrib><creatorcontrib>Chatty, K</creatorcontrib><creatorcontrib>Junjun Li</creatorcontrib><creatorcontrib>Mishra, R</creatorcontrib><creatorcontrib>Mitra, S</creatorcontrib><creatorcontrib>Ioannou, D E</creatorcontrib><title>Characterization of high-k/metal gate stack breakdown in the time scale of ESD events</title><title>2010 IEEE International Reliability Physics Symposium</title><addtitle>IRPS</addtitle><description>Catastrophic gate oxide breakdown of MOSFETs with high-k gate was characterized under ESD-like pulsed stress. It was found that the excessive gate current after gate oxide failure may result in a loss of gate contact and form a resistive path between the drain and source. Using constant voltage stress (CVS) method, the gate oxide breakdown voltages (V BD ) of NMSOFETs and PMOSFETs were extracted. NMOSFETs under positive stress were found to have the smallest VBD, while the V BD of the PMOSFETs under positive stress were significantly increased due to the well resistance. Compared to that measured using the CVS method, the V BD from the transmission line pulse method (TLP) was smaller by only less than 10%. Despite the cumulative damages caused by the TLP method, the result is a conservative estimation of the breakdown voltage. The VBD corresponding to the failure time of 1-ns measured using TLP method agrees well with the extrapolation result from the CVS measurements on the time scale ranging from ~100 ns to ~20 μs, suggesting that the failure mechanism remains the same as in the longer time scale.</description><subject>Breakdown voltage</subject><subject>Electric breakdown</subject><subject>Electrostatic discharge</subject><subject>electrostatic discharge (ESD)</subject><subject>gate oxide breakdown</subject><subject>High K dielectric materials</subject><subject>high-k dielectrics</subject><subject>High-K gate dielectrics</subject><subject>metal gate</subject><subject>MOSFETs</subject><subject>Pulse measurements</subject><subject>Stress</subject><subject>Time measurement</subject><subject>Transmission line measurements</subject><subject>transmission line pulse (TLP)</subject><issn>1541-7026</issn><issn>1938-1891</issn><isbn>1424454301</isbn><isbn>9781424454303</isbn><isbn>1424454298</isbn><isbn>9781424454297</isbn><isbn>9781424454310</isbn><isbn>142445431X</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9kN1OAjEUhOsPiYg8gPGmL7DQ0552t5cGUUlINCLXpNse2AosZrfR6NO7RuLcTCZfZi6GsWsQIwBhx7OX58VIii5qLIpcihN2CSgRNUpbnLI-WFVkUFg4-wdKwHkHNEKWC2l6rF_IzKBQoC7YsG3fRCfU0iD22XJSucb5RE38dikean5Y8ypuqmw73lNyO75xiXibnN_ysiG3DYfPmseap4p4ivuOebej39p0ccfpg-rUXrHe2u1aGh59wJb309fJYzZ_ephNbudZlAgpW2NpglQKg0PyWgnlQ5GrEARJL0CXFgIJI32wlAu0ZMqSNLjSaI85BDVgN3-7kYhW703cu-ZrdbxK_QANEVai</recordid><startdate>20100101</startdate><enddate>20100101</enddate><creator>Yang Yang</creator><creator>Di Sarro, J</creator><creator>Gauthier, R J</creator><creator>Chatty, K</creator><creator>Junjun Li</creator><creator>Mishra, R</creator><creator>Mitra, S</creator><creator>Ioannou, D E</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>20100101</creationdate><title>Characterization of high-k/metal gate stack breakdown in the time scale of ESD events</title><author>Yang Yang ; Di Sarro, J ; Gauthier, R J ; Chatty, K ; Junjun Li ; Mishra, R ; Mitra, S ; Ioannou, D E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i241t-f4b6d2334da4ec5303cd873dd0e2c015b91de062cd9e7049e6bbe51ab65c471d3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Breakdown voltage</topic><topic>Electric breakdown</topic><topic>Electrostatic discharge</topic><topic>electrostatic discharge (ESD)</topic><topic>gate oxide breakdown</topic><topic>High K dielectric materials</topic><topic>high-k dielectrics</topic><topic>High-K gate dielectrics</topic><topic>metal gate</topic><topic>MOSFETs</topic><topic>Pulse measurements</topic><topic>Stress</topic><topic>Time measurement</topic><topic>Transmission line measurements</topic><topic>transmission line pulse (TLP)</topic><toplevel>online_resources</toplevel><creatorcontrib>Yang Yang</creatorcontrib><creatorcontrib>Di Sarro, J</creatorcontrib><creatorcontrib>Gauthier, R J</creatorcontrib><creatorcontrib>Chatty, K</creatorcontrib><creatorcontrib>Junjun Li</creatorcontrib><creatorcontrib>Mishra, R</creatorcontrib><creatorcontrib>Mitra, S</creatorcontrib><creatorcontrib>Ioannou, D E</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yang Yang</au><au>Di Sarro, J</au><au>Gauthier, R J</au><au>Chatty, K</au><au>Junjun Li</au><au>Mishra, R</au><au>Mitra, S</au><au>Ioannou, D E</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Characterization of high-k/metal gate stack breakdown in the time scale of ESD events</atitle><btitle>2010 IEEE International Reliability Physics Symposium</btitle><stitle>IRPS</stitle><date>2010-01-01</date><risdate>2010</risdate><spage>846</spage><epage>852</epage><pages>846-852</pages><issn>1541-7026</issn><eissn>1938-1891</eissn><isbn>1424454301</isbn><isbn>9781424454303</isbn><eisbn>1424454298</eisbn><eisbn>9781424454297</eisbn><eisbn>9781424454310</eisbn><eisbn>142445431X</eisbn><abstract>Catastrophic gate oxide breakdown of MOSFETs with high-k gate was characterized under ESD-like pulsed stress. It was found that the excessive gate current after gate oxide failure may result in a loss of gate contact and form a resistive path between the drain and source. Using constant voltage stress (CVS) method, the gate oxide breakdown voltages (V BD ) of NMSOFETs and PMOSFETs were extracted. NMOSFETs under positive stress were found to have the smallest VBD, while the V BD of the PMOSFETs under positive stress were significantly increased due to the well resistance. Compared to that measured using the CVS method, the V BD from the transmission line pulse method (TLP) was smaller by only less than 10%. Despite the cumulative damages caused by the TLP method, the result is a conservative estimation of the breakdown voltage. The VBD corresponding to the failure time of 1-ns measured using TLP method agrees well with the extrapolation result from the CVS measurements on the time scale ranging from ~100 ns to ~20 μs, suggesting that the failure mechanism remains the same as in the longer time scale.</abstract><pub>IEEE</pub><doi>10.1109/IRPS.2010.5488720</doi><tpages>7</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1541-7026
ispartof 2010 IEEE International Reliability Physics Symposium, 2010, p.846-852
issn 1541-7026
1938-1891
language eng
recordid cdi_ieee_primary_5488720
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Breakdown voltage
Electric breakdown
Electrostatic discharge
electrostatic discharge (ESD)
gate oxide breakdown
High K dielectric materials
high-k dielectrics
High-K gate dielectrics
metal gate
MOSFETs
Pulse measurements
Stress
Time measurement
Transmission line measurements
transmission line pulse (TLP)
title Characterization of high-k/metal gate stack breakdown in the time scale of ESD events
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-15T14%3A38%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Characterization%20of%20high-k/metal%20gate%20stack%20breakdown%20in%20the%20time%20scale%20of%20ESD%20events&rft.btitle=2010%20IEEE%20International%20Reliability%20Physics%20Symposium&rft.au=Yang%20Yang&rft.date=2010-01-01&rft.spage=846&rft.epage=852&rft.pages=846-852&rft.issn=1541-7026&rft.eissn=1938-1891&rft.isbn=1424454301&rft.isbn_list=9781424454303&rft_id=info:doi/10.1109/IRPS.2010.5488720&rft_dat=%3Cieee_6IE%3E5488720%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424454298&rft.eisbn_list=9781424454297&rft.eisbn_list=9781424454310&rft.eisbn_list=142445431X&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5488720&rfr_iscdi=true