Accurate timed RTOS model for transaction level modeling
In this paper, we present an accurate timed RTOS model within transaction level models (TLMs). Our RTOS model, implemented on top of system level design language (SLDL), incorporates two key features: RTOS behavior model and RTOS overhead model. The RTOS behavior model provides dynamic scheduling, i...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 1336 |
---|---|
container_issue | |
container_start_page | 1333 |
container_title | |
container_volume | |
creator | Yonghyun Hwang Schirner, Gunar Abdi, Samar Gajski, Daniel G |
description | In this paper, we present an accurate timed RTOS model within transaction level models (TLMs). Our RTOS model, implemented on top of system level design language (SLDL), incorporates two key features: RTOS behavior model and RTOS overhead model. The RTOS behavior model provides dynamic scheduling, inter-process communication (IPC), and external communication for timing annotated user applications. While the RTOS behavior model is running, all RTOS events, such as context switch and interrupt handling, are passed to RTOS over-head model to adopt the overhead during system execution. Our RTOS overhead model has processor- and RTOS-specific pre-characterized overhead information to provide cycle approximate estimation. We demonstrate the applicability of our model using a multi-core platform executing a JPEG encoder. Experimental results show that the proposed RTOS model provides the high accuracy, 7% off compared to on-board measurements while simulating at speeds close to the reference C code. |
doi_str_mv | 10.1109/DATE.2010.5457015 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5457015</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5457015</ieee_id><sourcerecordid>5457015</sourcerecordid><originalsourceid>FETCH-ieee_primary_54570153</originalsourceid><addsrcrecordid>eNp9jskKwkAQRNsNTNQPEC_zA9HuZFqTo7jgTdDcZUgmMpJFJlHw743i2VPx6tWhAKaEcyKMFtt1vJv72CJLXiFxB9wgCglDpCV3wSHm0Gun1AOXpC_lClnK_kcE6BFHNAS3rm-IyIEfORCuk-RhVaNFYwqdilN8PIuiSnUussqKxqqyVkljqlLk-tm2X2fK6xgGmcprPfnlCGb7Xbw5eEZrfblbUyj7uvxuBv_tG9nMOoE</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Accurate timed RTOS model for transaction level modeling</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Yonghyun Hwang ; Schirner, Gunar ; Abdi, Samar ; Gajski, Daniel G</creator><creatorcontrib>Yonghyun Hwang ; Schirner, Gunar ; Abdi, Samar ; Gajski, Daniel G</creatorcontrib><description>In this paper, we present an accurate timed RTOS model within transaction level models (TLMs). Our RTOS model, implemented on top of system level design language (SLDL), incorporates two key features: RTOS behavior model and RTOS overhead model. The RTOS behavior model provides dynamic scheduling, inter-process communication (IPC), and external communication for timing annotated user applications. While the RTOS behavior model is running, all RTOS events, such as context switch and interrupt handling, are passed to RTOS over-head model to adopt the overhead during system execution. Our RTOS overhead model has processor- and RTOS-specific pre-characterized overhead information to provide cycle approximate estimation. We demonstrate the applicability of our model using a multi-core platform executing a JPEG encoder. Experimental results show that the proposed RTOS model provides the high accuracy, 7% off compared to on-board measurements while simulating at speeds close to the reference C code.</description><identifier>ISSN: 1530-1591</identifier><identifier>ISBN: 1424470544</identifier><identifier>ISBN: 9781424470549</identifier><identifier>EISSN: 1558-1101</identifier><identifier>EISBN: 3981080165</identifier><identifier>EISBN: 9783981080162</identifier><identifier>DOI: 10.1109/DATE.2010.5457015</identifier><language>eng</language><publisher>IEEE</publisher><subject>Application software ; Context modeling ; Delay estimation ; Dynamic scheduling ; Performance analysis ; Scalability ; Software performance ; Switches ; System-level design ; Timing</subject><ispartof>2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), 2010, p.1333-1336</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5457015$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,778,782,787,788,2054,27912,54907</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5457015$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Yonghyun Hwang</creatorcontrib><creatorcontrib>Schirner, Gunar</creatorcontrib><creatorcontrib>Abdi, Samar</creatorcontrib><creatorcontrib>Gajski, Daniel G</creatorcontrib><title>Accurate timed RTOS model for transaction level modeling</title><title>2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)</title><addtitle>DATE</addtitle><description>In this paper, we present an accurate timed RTOS model within transaction level models (TLMs). Our RTOS model, implemented on top of system level design language (SLDL), incorporates two key features: RTOS behavior model and RTOS overhead model. The RTOS behavior model provides dynamic scheduling, inter-process communication (IPC), and external communication for timing annotated user applications. While the RTOS behavior model is running, all RTOS events, such as context switch and interrupt handling, are passed to RTOS over-head model to adopt the overhead during system execution. Our RTOS overhead model has processor- and RTOS-specific pre-characterized overhead information to provide cycle approximate estimation. We demonstrate the applicability of our model using a multi-core platform executing a JPEG encoder. Experimental results show that the proposed RTOS model provides the high accuracy, 7% off compared to on-board measurements while simulating at speeds close to the reference C code.</description><subject>Application software</subject><subject>Context modeling</subject><subject>Delay estimation</subject><subject>Dynamic scheduling</subject><subject>Performance analysis</subject><subject>Scalability</subject><subject>Software performance</subject><subject>Switches</subject><subject>System-level design</subject><subject>Timing</subject><issn>1530-1591</issn><issn>1558-1101</issn><isbn>1424470544</isbn><isbn>9781424470549</isbn><isbn>3981080165</isbn><isbn>9783981080162</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2010</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNp9jskKwkAQRNsNTNQPEC_zA9HuZFqTo7jgTdDcZUgmMpJFJlHw743i2VPx6tWhAKaEcyKMFtt1vJv72CJLXiFxB9wgCglDpCV3wSHm0Gun1AOXpC_lClnK_kcE6BFHNAS3rm-IyIEfORCuk-RhVaNFYwqdilN8PIuiSnUussqKxqqyVkljqlLk-tm2X2fK6xgGmcprPfnlCGb7Xbw5eEZrfblbUyj7uvxuBv_tG9nMOoE</recordid><startdate>201003</startdate><enddate>201003</enddate><creator>Yonghyun Hwang</creator><creator>Schirner, Gunar</creator><creator>Abdi, Samar</creator><creator>Gajski, Daniel G</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>201003</creationdate><title>Accurate timed RTOS model for transaction level modeling</title><author>Yonghyun Hwang ; Schirner, Gunar ; Abdi, Samar ; Gajski, Daniel G</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_54570153</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Application software</topic><topic>Context modeling</topic><topic>Delay estimation</topic><topic>Dynamic scheduling</topic><topic>Performance analysis</topic><topic>Scalability</topic><topic>Software performance</topic><topic>Switches</topic><topic>System-level design</topic><topic>Timing</topic><toplevel>online_resources</toplevel><creatorcontrib>Yonghyun Hwang</creatorcontrib><creatorcontrib>Schirner, Gunar</creatorcontrib><creatorcontrib>Abdi, Samar</creatorcontrib><creatorcontrib>Gajski, Daniel G</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yonghyun Hwang</au><au>Schirner, Gunar</au><au>Abdi, Samar</au><au>Gajski, Daniel G</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Accurate timed RTOS model for transaction level modeling</atitle><btitle>2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)</btitle><stitle>DATE</stitle><date>2010-03</date><risdate>2010</risdate><spage>1333</spage><epage>1336</epage><pages>1333-1336</pages><issn>1530-1591</issn><eissn>1558-1101</eissn><isbn>1424470544</isbn><isbn>9781424470549</isbn><eisbn>3981080165</eisbn><eisbn>9783981080162</eisbn><abstract>In this paper, we present an accurate timed RTOS model within transaction level models (TLMs). Our RTOS model, implemented on top of system level design language (SLDL), incorporates two key features: RTOS behavior model and RTOS overhead model. The RTOS behavior model provides dynamic scheduling, inter-process communication (IPC), and external communication for timing annotated user applications. While the RTOS behavior model is running, all RTOS events, such as context switch and interrupt handling, are passed to RTOS over-head model to adopt the overhead during system execution. Our RTOS overhead model has processor- and RTOS-specific pre-characterized overhead information to provide cycle approximate estimation. We demonstrate the applicability of our model using a multi-core platform executing a JPEG encoder. Experimental results show that the proposed RTOS model provides the high accuracy, 7% off compared to on-board measurements while simulating at speeds close to the reference C code.</abstract><pub>IEEE</pub><doi>10.1109/DATE.2010.5457015</doi></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1530-1591 |
ispartof | 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), 2010, p.1333-1336 |
issn | 1530-1591 1558-1101 |
language | eng |
recordid | cdi_ieee_primary_5457015 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Application software Context modeling Delay estimation Dynamic scheduling Performance analysis Scalability Software performance Switches System-level design Timing |
title | Accurate timed RTOS model for transaction level modeling |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T10%3A48%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Accurate%20timed%20RTOS%20model%20for%20transaction%20level%20modeling&rft.btitle=2010%20Design,%20Automation%20&%20Test%20in%20Europe%20Conference%20&%20Exhibition%20(DATE%202010)&rft.au=Yonghyun%20Hwang&rft.date=2010-03&rft.spage=1333&rft.epage=1336&rft.pages=1333-1336&rft.issn=1530-1591&rft.eissn=1558-1101&rft.isbn=1424470544&rft.isbn_list=9781424470549&rft_id=info:doi/10.1109/DATE.2010.5457015&rft_dat=%3Cieee_6IE%3E5457015%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=3981080165&rft.eisbn_list=9783981080162&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5457015&rfr_iscdi=true |