Area and delay optimization for Networks-on-Chip architectures using Genetic Algorithms
Networks-on-Chip (NoC) architecture design faces a trade-off between cost and performance. In this paper, we target one aspect of this trade-off: area versus average delay. The NoC architecture generation is formulated as a two-objective optimization problem and a Genetic Algorithm (GA)-based techni...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 6 |
|---|---|
| container_issue | |
| container_start_page | 1 |
| container_title | |
| container_volume | |
| creator | Morgan, A.A. Elmiligi, H. El-Kharashi, M.W. Gebali, F. |
| description | Networks-on-Chip (NoC) architecture design faces a trade-off between cost and performance. In this paper, we target one aspect of this trade-off: area versus average delay. The NoC architecture generation is formulated as a two-objective optimization problem and a Genetic Algorithm (GA)-based technique is used to solve it. According to the application requirements and the design constraints, the optimization process could be controlled by the designer by specifying weight factors for area and delay. As a proof of concept, our technique is applied to a case study of an Audio Video (AV) application. Results show that the proposed solution is a promising way to achieve the best architecture with respect to both delay and area. |
| doi_str_mv | 10.1109/IDT.2009.5404111 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5404111</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5404111</ieee_id><sourcerecordid>5404111</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-dcd664271f6daff12658c88d2e8e95c1ccf0d7709d87fe18331f56c279c711993</originalsourceid><addsrcrecordid>eNotkM1KAzEURiMqWGv3gpu8wNTcTH6XpWotFN0UXJaQ3LTRdqYkKVKfXsH5NoezOYuPkHtgUwBmH5dP6ylnzE6lYAIALsgtCC6E1JLJSzKx2gwujL0iIw6KN0wxuCGTUj7Z34TkFuyIfMwyOuq6QAPu3Zn2x5oO6cfV1Hc09pm-Yf3u81dp-q6Z79KRuux3qaKvp4yFnkrqtnSBHdbk6Wy_7XOqu0O5I9fR7QtOBo7J-uV5PX9tVu-L5Xy2apJltQk-KCW4hqiCixG4ksYbEzgatNKD95EFrZkNRkcE07YQpfJcW68BrG3H5OE_mxBxc8zp4PJ5M9zS_gLL4VRs</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Area and delay optimization for Networks-on-Chip architectures using Genetic Algorithms</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Morgan, A.A. ; Elmiligi, H. ; El-Kharashi, M.W. ; Gebali, F.</creator><creatorcontrib>Morgan, A.A. ; Elmiligi, H. ; El-Kharashi, M.W. ; Gebali, F.</creatorcontrib><description>Networks-on-Chip (NoC) architecture design faces a trade-off between cost and performance. In this paper, we target one aspect of this trade-off: area versus average delay. The NoC architecture generation is formulated as a two-objective optimization problem and a Genetic Algorithm (GA)-based technique is used to solve it. According to the application requirements and the design constraints, the optimization process could be controlled by the designer by specifying weight factors for area and delay. As a proof of concept, our technique is applied to a case study of an Audio Video (AV) application. Results show that the proposed solution is a promising way to achieve the best architecture with respect to both delay and area.</description><identifier>ISSN: 2162-0601</identifier><identifier>ISBN: 9781424457489</identifier><identifier>ISBN: 1424457483</identifier><identifier>EISBN: 1424457505</identifier><identifier>EISBN: 9781424457502</identifier><identifier>DOI: 10.1109/IDT.2009.5404111</identifier><language>eng</language><publisher>IEEE</publisher><subject>Analytical models ; Computer architecture ; Computer networks ; Costs ; Delay ; Energy consumption ; Genetic algorithm (GA) ; Genetic algorithms ; Genetic engineering ; Network-on-a-chip ; Networks-on-chip (NoC) ; NoC architecture generation ; Throughput</subject><ispartof>2009 4th International Design and Test Workshop (IDT), 2009, p.1-6</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5404111$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5404111$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Morgan, A.A.</creatorcontrib><creatorcontrib>Elmiligi, H.</creatorcontrib><creatorcontrib>El-Kharashi, M.W.</creatorcontrib><creatorcontrib>Gebali, F.</creatorcontrib><title>Area and delay optimization for Networks-on-Chip architectures using Genetic Algorithms</title><title>2009 4th International Design and Test Workshop (IDT)</title><addtitle>IDT</addtitle><description>Networks-on-Chip (NoC) architecture design faces a trade-off between cost and performance. In this paper, we target one aspect of this trade-off: area versus average delay. The NoC architecture generation is formulated as a two-objective optimization problem and a Genetic Algorithm (GA)-based technique is used to solve it. According to the application requirements and the design constraints, the optimization process could be controlled by the designer by specifying weight factors for area and delay. As a proof of concept, our technique is applied to a case study of an Audio Video (AV) application. Results show that the proposed solution is a promising way to achieve the best architecture with respect to both delay and area.</description><subject>Analytical models</subject><subject>Computer architecture</subject><subject>Computer networks</subject><subject>Costs</subject><subject>Delay</subject><subject>Energy consumption</subject><subject>Genetic algorithm (GA)</subject><subject>Genetic algorithms</subject><subject>Genetic engineering</subject><subject>Network-on-a-chip</subject><subject>Networks-on-chip (NoC)</subject><subject>NoC architecture generation</subject><subject>Throughput</subject><issn>2162-0601</issn><isbn>9781424457489</isbn><isbn>1424457483</isbn><isbn>1424457505</isbn><isbn>9781424457502</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotkM1KAzEURiMqWGv3gpu8wNTcTH6XpWotFN0UXJaQ3LTRdqYkKVKfXsH5NoezOYuPkHtgUwBmH5dP6ylnzE6lYAIALsgtCC6E1JLJSzKx2gwujL0iIw6KN0wxuCGTUj7Z34TkFuyIfMwyOuq6QAPu3Zn2x5oO6cfV1Hc09pm-Yf3u81dp-q6Z79KRuux3qaKvp4yFnkrqtnSBHdbk6Wy_7XOqu0O5I9fR7QtOBo7J-uV5PX9tVu-L5Xy2apJltQk-KCW4hqiCixG4ksYbEzgatNKD95EFrZkNRkcE07YQpfJcW68BrG3H5OE_mxBxc8zp4PJ5M9zS_gLL4VRs</recordid><startdate>200911</startdate><enddate>200911</enddate><creator>Morgan, A.A.</creator><creator>Elmiligi, H.</creator><creator>El-Kharashi, M.W.</creator><creator>Gebali, F.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200911</creationdate><title>Area and delay optimization for Networks-on-Chip architectures using Genetic Algorithms</title><author>Morgan, A.A. ; Elmiligi, H. ; El-Kharashi, M.W. ; Gebali, F.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-dcd664271f6daff12658c88d2e8e95c1ccf0d7709d87fe18331f56c279c711993</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Analytical models</topic><topic>Computer architecture</topic><topic>Computer networks</topic><topic>Costs</topic><topic>Delay</topic><topic>Energy consumption</topic><topic>Genetic algorithm (GA)</topic><topic>Genetic algorithms</topic><topic>Genetic engineering</topic><topic>Network-on-a-chip</topic><topic>Networks-on-chip (NoC)</topic><topic>NoC architecture generation</topic><topic>Throughput</topic><toplevel>online_resources</toplevel><creatorcontrib>Morgan, A.A.</creatorcontrib><creatorcontrib>Elmiligi, H.</creatorcontrib><creatorcontrib>El-Kharashi, M.W.</creatorcontrib><creatorcontrib>Gebali, F.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Morgan, A.A.</au><au>Elmiligi, H.</au><au>El-Kharashi, M.W.</au><au>Gebali, F.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Area and delay optimization for Networks-on-Chip architectures using Genetic Algorithms</atitle><btitle>2009 4th International Design and Test Workshop (IDT)</btitle><stitle>IDT</stitle><date>2009-11</date><risdate>2009</risdate><spage>1</spage><epage>6</epage><pages>1-6</pages><issn>2162-0601</issn><isbn>9781424457489</isbn><isbn>1424457483</isbn><eisbn>1424457505</eisbn><eisbn>9781424457502</eisbn><abstract>Networks-on-Chip (NoC) architecture design faces a trade-off between cost and performance. In this paper, we target one aspect of this trade-off: area versus average delay. The NoC architecture generation is formulated as a two-objective optimization problem and a Genetic Algorithm (GA)-based technique is used to solve it. According to the application requirements and the design constraints, the optimization process could be controlled by the designer by specifying weight factors for area and delay. As a proof of concept, our technique is applied to a case study of an Audio Video (AV) application. Results show that the proposed solution is a promising way to achieve the best architecture with respect to both delay and area.</abstract><pub>IEEE</pub><doi>10.1109/IDT.2009.5404111</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 2162-0601 |
| ispartof | 2009 4th International Design and Test Workshop (IDT), 2009, p.1-6 |
| issn | 2162-0601 |
| language | eng |
| recordid | cdi_ieee_primary_5404111 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Analytical models Computer architecture Computer networks Costs Delay Energy consumption Genetic algorithm (GA) Genetic algorithms Genetic engineering Network-on-a-chip Networks-on-chip (NoC) NoC architecture generation Throughput |
| title | Area and delay optimization for Networks-on-Chip architectures using Genetic Algorithms |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T03%3A25%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Area%20and%20delay%20optimization%20for%20Networks-on-Chip%20architectures%20using%20Genetic%20Algorithms&rft.btitle=2009%204th%20International%20Design%20and%20Test%20Workshop%20(IDT)&rft.au=Morgan,%20A.A.&rft.date=2009-11&rft.spage=1&rft.epage=6&rft.pages=1-6&rft.issn=2162-0601&rft.isbn=9781424457489&rft.isbn_list=1424457483&rft_id=info:doi/10.1109/IDT.2009.5404111&rft_dat=%3Cieee_6IE%3E5404111%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424457505&rft.eisbn_list=9781424457502&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5404111&rfr_iscdi=true |