A VHDL-AMS modeling methodology for top-down/bottom-up design of RF systems
This paper presents a modelling methodology for the top-down/bottom-up design of RF systems based on systematic use of VHDL-AMS models. The model interfaces are parameterizable and pin-accurate. The designer can choose to parameterize the models using performance specifications or device parameters...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 7 |
---|---|
container_issue | |
container_start_page | 1 |
container_title | |
container_volume | |
creator | Maehne, T. Vachoux, A. Giroud, F. Contaldo, M. |
description | This paper presents a modelling methodology for the top-down/bottom-up design of RF systems based on systematic use of VHDL-AMS models. The model interfaces are parameterizable and pin-accurate. The designer can choose to parameterize the models using performance specifications or device parameters back-annotated from the transistor-level implementation. The abstraction level used for the description of the respective analog/digital component behavior has been chosen to a good trade-off between accuracy, fidelity, and simulation performance. These properties make the models suitable for different design tasks such as architectural exploration or overall system validation. This is demonstrated on a model of a binary FSK transmitter parameterized to meet very different target specifications. The achieved flexibility and systematic model documentation facilitate their reuse in other design projects. |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5404056</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5404056</ieee_id><sourcerecordid>5404056</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-ed6e7780903bc5ebb5e5c6fca81e5ce8e8c08628fa17280abf871d1fbcc192b93</originalsourceid><addsrcrecordid>eNotzM1KxDAUQOEoCA5jn8BNXiB40zZ_yzI6jlgRdHA7NMlNLbST0kSkb6-gq_OtzgUpjNKlERUIqLm6JBsuK8mMVvU1KVIaLICqSykUbMhzQz8O9y1rXt7pFD2Ow7mnE-bP6OMY-5WGuNAcZ-bj9_nOxpzjxL5m6jEN_ZnGQN_2NK0p45RuyFXoxoTFf7fkuH847g6sfX182jUtGwxkhl6iUhoMVNYJtFagcDK4TvNfoEbtQMtSh46rUkNng1bc82Cd46a0ptqS27_tgIineRmmbllPooYahKx-AAYDSKQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A VHDL-AMS modeling methodology for top-down/bottom-up design of RF systems</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Maehne, T. ; Vachoux, A. ; Giroud, F. ; Contaldo, M.</creator><creatorcontrib>Maehne, T. ; Vachoux, A. ; Giroud, F. ; Contaldo, M.</creatorcontrib><description>This paper presents a modelling methodology for the top-down/bottom-up design of RF systems based on systematic use of VHDL-AMS models. The model interfaces are parameterizable and pin-accurate. The designer can choose to parameterize the models using performance specifications or device parameters back-annotated from the transistor-level implementation. The abstraction level used for the description of the respective analog/digital component behavior has been chosen to a good trade-off between accuracy, fidelity, and simulation performance. These properties make the models suitable for different design tasks such as architectural exploration or overall system validation. This is demonstrated on a model of a binary FSK transmitter parameterized to meet very different target specifications. The achieved flexibility and systematic model documentation facilitate their reuse in other design projects.</description><identifier>EISSN: 1636-9874</identifier><identifier>EISBN: 9782953050417</identifier><identifier>EISBN: 2953050418</identifier><language>eng</language><publisher>IEEE</publisher><subject>Digital signal processing ; Frequency shift keying ; Frequency synthesizers ; Mathematical model ; Phase locked loops ; Pulse amplifiers ; Radio frequency ; Transceivers ; Transmitters ; Voltage-controlled oscillators</subject><ispartof>2009 Forum on Specification & Design Languages (FDL), 2009, p.1-7</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5404056$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,777,781,786,787,2052,54901</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5404056$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Maehne, T.</creatorcontrib><creatorcontrib>Vachoux, A.</creatorcontrib><creatorcontrib>Giroud, F.</creatorcontrib><creatorcontrib>Contaldo, M.</creatorcontrib><title>A VHDL-AMS modeling methodology for top-down/bottom-up design of RF systems</title><title>2009 Forum on Specification & Design Languages (FDL)</title><addtitle>FDL</addtitle><description>This paper presents a modelling methodology for the top-down/bottom-up design of RF systems based on systematic use of VHDL-AMS models. The model interfaces are parameterizable and pin-accurate. The designer can choose to parameterize the models using performance specifications or device parameters back-annotated from the transistor-level implementation. The abstraction level used for the description of the respective analog/digital component behavior has been chosen to a good trade-off between accuracy, fidelity, and simulation performance. These properties make the models suitable for different design tasks such as architectural exploration or overall system validation. This is demonstrated on a model of a binary FSK transmitter parameterized to meet very different target specifications. The achieved flexibility and systematic model documentation facilitate their reuse in other design projects.</description><subject>Digital signal processing</subject><subject>Frequency shift keying</subject><subject>Frequency synthesizers</subject><subject>Mathematical model</subject><subject>Phase locked loops</subject><subject>Pulse amplifiers</subject><subject>Radio frequency</subject><subject>Transceivers</subject><subject>Transmitters</subject><subject>Voltage-controlled oscillators</subject><issn>1636-9874</issn><isbn>9782953050417</isbn><isbn>2953050418</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotzM1KxDAUQOEoCA5jn8BNXiB40zZ_yzI6jlgRdHA7NMlNLbST0kSkb6-gq_OtzgUpjNKlERUIqLm6JBsuK8mMVvU1KVIaLICqSykUbMhzQz8O9y1rXt7pFD2Ow7mnE-bP6OMY-5WGuNAcZ-bj9_nOxpzjxL5m6jEN_ZnGQN_2NK0p45RuyFXoxoTFf7fkuH847g6sfX182jUtGwxkhl6iUhoMVNYJtFagcDK4TvNfoEbtQMtSh46rUkNng1bc82Cd46a0ptqS27_tgIineRmmbllPooYahKx-AAYDSKQ</recordid><startdate>200909</startdate><enddate>200909</enddate><creator>Maehne, T.</creator><creator>Vachoux, A.</creator><creator>Giroud, F.</creator><creator>Contaldo, M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200909</creationdate><title>A VHDL-AMS modeling methodology for top-down/bottom-up design of RF systems</title><author>Maehne, T. ; Vachoux, A. ; Giroud, F. ; Contaldo, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-ed6e7780903bc5ebb5e5c6fca81e5ce8e8c08628fa17280abf871d1fbcc192b93</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Digital signal processing</topic><topic>Frequency shift keying</topic><topic>Frequency synthesizers</topic><topic>Mathematical model</topic><topic>Phase locked loops</topic><topic>Pulse amplifiers</topic><topic>Radio frequency</topic><topic>Transceivers</topic><topic>Transmitters</topic><topic>Voltage-controlled oscillators</topic><toplevel>online_resources</toplevel><creatorcontrib>Maehne, T.</creatorcontrib><creatorcontrib>Vachoux, A.</creatorcontrib><creatorcontrib>Giroud, F.</creatorcontrib><creatorcontrib>Contaldo, M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Maehne, T.</au><au>Vachoux, A.</au><au>Giroud, F.</au><au>Contaldo, M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A VHDL-AMS modeling methodology for top-down/bottom-up design of RF systems</atitle><btitle>2009 Forum on Specification & Design Languages (FDL)</btitle><stitle>FDL</stitle><date>2009-09</date><risdate>2009</risdate><spage>1</spage><epage>7</epage><pages>1-7</pages><eissn>1636-9874</eissn><eisbn>9782953050417</eisbn><eisbn>2953050418</eisbn><abstract>This paper presents a modelling methodology for the top-down/bottom-up design of RF systems based on systematic use of VHDL-AMS models. The model interfaces are parameterizable and pin-accurate. The designer can choose to parameterize the models using performance specifications or device parameters back-annotated from the transistor-level implementation. The abstraction level used for the description of the respective analog/digital component behavior has been chosen to a good trade-off between accuracy, fidelity, and simulation performance. These properties make the models suitable for different design tasks such as architectural exploration or overall system validation. This is demonstrated on a model of a binary FSK transmitter parameterized to meet very different target specifications. The achieved flexibility and systematic model documentation facilitate their reuse in other design projects.</abstract><pub>IEEE</pub><tpages>7</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | EISSN: 1636-9874 |
ispartof | 2009 Forum on Specification & Design Languages (FDL), 2009, p.1-7 |
issn | 1636-9874 |
language | eng |
recordid | cdi_ieee_primary_5404056 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Digital signal processing Frequency shift keying Frequency synthesizers Mathematical model Phase locked loops Pulse amplifiers Radio frequency Transceivers Transmitters Voltage-controlled oscillators |
title | A VHDL-AMS modeling methodology for top-down/bottom-up design of RF systems |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T12%3A56%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20VHDL-AMS%20modeling%20methodology%20for%20top-down/bottom-up%20design%20of%20RF%20systems&rft.btitle=2009%20Forum%20on%20Specification%20&%20Design%20Languages%20(FDL)&rft.au=Maehne,%20T.&rft.date=2009-09&rft.spage=1&rft.epage=7&rft.pages=1-7&rft.eissn=1636-9874&rft_id=info:doi/&rft_dat=%3Cieee_6IE%3E5404056%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9782953050417&rft.eisbn_list=2953050418&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5404056&rfr_iscdi=true |