Optimization techniques of on-chip memory system based on UltraSPARC architecture
It is of great significance to optimize the design of on-chip memory system for improving the performance of multi-core processor. This paper describes the organization of on-chip memory hierarchy in UltraSPARC T2, analyzes the procedure of dealing with the memory access request from multi-core proc...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 431 |
|---|---|
| container_issue | |
| container_start_page | 428 |
| container_title | |
| container_volume | |
| creator | Anwen Huang Jun Gao Chaochao Feng Minxuan Zhang |
| description | It is of great significance to optimize the design of on-chip memory system for improving the performance of multi-core processor. This paper describes the organization of on-chip memory hierarchy in UltraSPARC T2, analyzes the procedure of dealing with the memory access request from multi-core processor in detail. To get the basic parameters of timing characteristic and area consumption, the primary element of on-chip memory system is simulated by ModelSim and synthesized by Synopsys Design Complier with 90 nm standard cell library. Aimed at the potential limiting factor of improving the performance of memory hierarchy, corresponding optimization techniques of critical elements in memory system are explored finally. |
| doi_str_mv | 10.1109/PRIMEASIA.2009.5397354 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5397354</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5397354</ieee_id><sourcerecordid>5397354</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-8e73368efcd07559ed3a0080b9b2f6d4bd7bffdfe5d60d65434c1228461b71953</originalsourceid><addsrcrecordid>eNo9kMluwjAURd0BqUD5gkqVfyDUw_O0jFAHJCoolDVyYlu4IoTGYUG_vqlK-zZ3ce49i4fQPSVjSol5WCynr4_5apqPGSFmLLhRXMAFGlBgACClgUvUZ1SYjFFJrtDIKP3HNL3-ZwA9NPhxGAJSww0apfRBugPRCUkfvc0Pbazil21jvcetL7f7-Hn0CdcB1_us3MYDrnxVNyecTqn1FS5s8q5jeL1rG7ta5MsJtk1X7MbtsfG3qBfsLvnROYdo_fT4PnnJZvPn6SSfZZEq0WbaK86l9qF0RAlhvOOWEE0KU7AgHRROFSG44IWTxEkBHErKmAZJC0WN4EN09-uN3vvNoYmVbU6b86v4NxUdWC0</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Optimization techniques of on-chip memory system based on UltraSPARC architecture</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Anwen Huang ; Jun Gao ; Chaochao Feng ; Minxuan Zhang</creator><creatorcontrib>Anwen Huang ; Jun Gao ; Chaochao Feng ; Minxuan Zhang</creatorcontrib><description>It is of great significance to optimize the design of on-chip memory system for improving the performance of multi-core processor. This paper describes the organization of on-chip memory hierarchy in UltraSPARC T2, analyzes the procedure of dealing with the memory access request from multi-core processor in detail. To get the basic parameters of timing characteristic and area consumption, the primary element of on-chip memory system is simulated by ModelSim and synthesized by Synopsys Design Complier with 90 nm standard cell library. Aimed at the potential limiting factor of improving the performance of memory hierarchy, corresponding optimization techniques of critical elements in memory system are explored finally.</description><identifier>ISSN: 2159-2144</identifier><identifier>ISBN: 9781424446681</identifier><identifier>ISBN: 1424446686</identifier><identifier>EISSN: 2159-2160</identifier><identifier>EISBN: 1424446694</identifier><identifier>EISBN: 9781424446698</identifier><identifier>DOI: 10.1109/PRIMEASIA.2009.5397354</identifier><identifier>LCCN: 2009904684</identifier><language>eng</language><publisher>IEEE</publisher><subject>Algorithm design and analysis ; Clocks ; Costs ; Elliptic curve cryptography ; Elliptic curves ; Hardware ; Protection ; Random access memory ; Registers ; System-on-a-chip</subject><ispartof>2009 Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PrimeAsia), 2009, p.428-431</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5397354$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5397354$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Anwen Huang</creatorcontrib><creatorcontrib>Jun Gao</creatorcontrib><creatorcontrib>Chaochao Feng</creatorcontrib><creatorcontrib>Minxuan Zhang</creatorcontrib><title>Optimization techniques of on-chip memory system based on UltraSPARC architecture</title><title>2009 Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PrimeAsia)</title><addtitle>PRIMEASIA</addtitle><description>It is of great significance to optimize the design of on-chip memory system for improving the performance of multi-core processor. This paper describes the organization of on-chip memory hierarchy in UltraSPARC T2, analyzes the procedure of dealing with the memory access request from multi-core processor in detail. To get the basic parameters of timing characteristic and area consumption, the primary element of on-chip memory system is simulated by ModelSim and synthesized by Synopsys Design Complier with 90 nm standard cell library. Aimed at the potential limiting factor of improving the performance of memory hierarchy, corresponding optimization techniques of critical elements in memory system are explored finally.</description><subject>Algorithm design and analysis</subject><subject>Clocks</subject><subject>Costs</subject><subject>Elliptic curve cryptography</subject><subject>Elliptic curves</subject><subject>Hardware</subject><subject>Protection</subject><subject>Random access memory</subject><subject>Registers</subject><subject>System-on-a-chip</subject><issn>2159-2144</issn><issn>2159-2160</issn><isbn>9781424446681</isbn><isbn>1424446686</isbn><isbn>1424446694</isbn><isbn>9781424446698</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9kMluwjAURd0BqUD5gkqVfyDUw_O0jFAHJCoolDVyYlu4IoTGYUG_vqlK-zZ3ce49i4fQPSVjSol5WCynr4_5apqPGSFmLLhRXMAFGlBgACClgUvUZ1SYjFFJrtDIKP3HNL3-ZwA9NPhxGAJSww0apfRBugPRCUkfvc0Pbazil21jvcetL7f7-Hn0CdcB1_us3MYDrnxVNyecTqn1FS5s8q5jeL1rG7ta5MsJtk1X7MbtsfG3qBfsLvnROYdo_fT4PnnJZvPn6SSfZZEq0WbaK86l9qF0RAlhvOOWEE0KU7AgHRROFSG44IWTxEkBHErKmAZJC0WN4EN09-uN3vvNoYmVbU6b86v4NxUdWC0</recordid><startdate>200911</startdate><enddate>200911</enddate><creator>Anwen Huang</creator><creator>Jun Gao</creator><creator>Chaochao Feng</creator><creator>Minxuan Zhang</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200911</creationdate><title>Optimization techniques of on-chip memory system based on UltraSPARC architecture</title><author>Anwen Huang ; Jun Gao ; Chaochao Feng ; Minxuan Zhang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-8e73368efcd07559ed3a0080b9b2f6d4bd7bffdfe5d60d65434c1228461b71953</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Algorithm design and analysis</topic><topic>Clocks</topic><topic>Costs</topic><topic>Elliptic curve cryptography</topic><topic>Elliptic curves</topic><topic>Hardware</topic><topic>Protection</topic><topic>Random access memory</topic><topic>Registers</topic><topic>System-on-a-chip</topic><toplevel>online_resources</toplevel><creatorcontrib>Anwen Huang</creatorcontrib><creatorcontrib>Jun Gao</creatorcontrib><creatorcontrib>Chaochao Feng</creatorcontrib><creatorcontrib>Minxuan Zhang</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Anwen Huang</au><au>Jun Gao</au><au>Chaochao Feng</au><au>Minxuan Zhang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Optimization techniques of on-chip memory system based on UltraSPARC architecture</atitle><btitle>2009 Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PrimeAsia)</btitle><stitle>PRIMEASIA</stitle><date>2009-11</date><risdate>2009</risdate><spage>428</spage><epage>431</epage><pages>428-431</pages><issn>2159-2144</issn><eissn>2159-2160</eissn><isbn>9781424446681</isbn><isbn>1424446686</isbn><eisbn>1424446694</eisbn><eisbn>9781424446698</eisbn><abstract>It is of great significance to optimize the design of on-chip memory system for improving the performance of multi-core processor. This paper describes the organization of on-chip memory hierarchy in UltraSPARC T2, analyzes the procedure of dealing with the memory access request from multi-core processor in detail. To get the basic parameters of timing characteristic and area consumption, the primary element of on-chip memory system is simulated by ModelSim and synthesized by Synopsys Design Complier with 90 nm standard cell library. Aimed at the potential limiting factor of improving the performance of memory hierarchy, corresponding optimization techniques of critical elements in memory system are explored finally.</abstract><pub>IEEE</pub><doi>10.1109/PRIMEASIA.2009.5397354</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 2159-2144 |
| ispartof | 2009 Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PrimeAsia), 2009, p.428-431 |
| issn | 2159-2144 2159-2160 |
| language | eng |
| recordid | cdi_ieee_primary_5397354 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Algorithm design and analysis Clocks Costs Elliptic curve cryptography Elliptic curves Hardware Protection Random access memory Registers System-on-a-chip |
| title | Optimization techniques of on-chip memory system based on UltraSPARC architecture |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T05%3A03%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Optimization%20techniques%20of%20on-chip%20memory%20system%20based%20on%20UltraSPARC%20architecture&rft.btitle=2009%20Asia%20Pacific%20Conference%20on%20Postgraduate%20Research%20in%20Microelectronics%20&%20Electronics%20(PrimeAsia)&rft.au=Anwen%20Huang&rft.date=2009-11&rft.spage=428&rft.epage=431&rft.pages=428-431&rft.issn=2159-2144&rft.eissn=2159-2160&rft.isbn=9781424446681&rft.isbn_list=1424446686&rft_id=info:doi/10.1109/PRIMEASIA.2009.5397354&rft_dat=%3Cieee_6IE%3E5397354%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424446694&rft.eisbn_list=9781424446698&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5397354&rfr_iscdi=true |