Enhancing the Productivity of Radio Designers with RapidRadio
In this paper the RapidRadio framework for signal classification and receiver deployment is discussed. The framework is a productivity enhancing tool that reduces the required knowledge-base for implementing a receiver on an FPGA-based SDR platform. The ultimate objective of this framework is to ide...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 355 |
|---|---|
| container_issue | |
| container_start_page | 350 |
| container_title | |
| container_volume | |
| creator | Suris, J.A. Recio, A. Athanas, P. |
| description | In this paper the RapidRadio framework for signal classification and receiver deployment is discussed. The framework is a productivity enhancing tool that reduces the required knowledge-base for implementing a receiver on an FPGA-based SDR platform. The ultimate objective of this framework is to identify unknown signals and to build FPGA-based receivers capable of receiving them. The framework's capacity to classify a signal and deploy a functional receiver is validated with over- the-air experiments. |
| doi_str_mv | 10.1109/ReConFig.2009.84 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5382083</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5382083</ieee_id><sourcerecordid>5382083</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-e0ce40254eaf7a376ef7b9352ab3f5a0f211a480c43d2614b829ae9eac5b43c33</originalsourceid><addsrcrecordid>eNotzE9Lw0AQBfD1H1hr74KXfIHU2ZnZbPbgQdJWhYJS9Fw2yaRZ0aQkUem3N6jv8uD94Cl1pWGuNbibjWRtswq7OQK4ecpH6gJs4gw5belYTTBhiIEtnqiZs6lmZDboiE9HIzRxYgjP1azv32DMaAxmom6XTe2bIjS7aKgleu7a8rMYwlcYDlFbRRtfhjZaSB92jXR99B2Gehz3ofyVS3VW-fdeZv89Va-r5Uv2EK-f7h-zu3UctDVDLFAIAxoWX1lPNpHK5o4M-pwq46FCrT2nUDCVmGjOU3RenPjC5EwF0VRd__0GEdnuu_Dhu8PWUIqQEv0ArI5NvQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Enhancing the Productivity of Radio Designers with RapidRadio</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Suris, J.A. ; Recio, A. ; Athanas, P.</creator><creatorcontrib>Suris, J.A. ; Recio, A. ; Athanas, P.</creatorcontrib><description>In this paper the RapidRadio framework for signal classification and receiver deployment is discussed. The framework is a productivity enhancing tool that reduces the required knowledge-base for implementing a receiver on an FPGA-based SDR platform. The ultimate objective of this framework is to identify unknown signals and to build FPGA-based receivers capable of receiving them. The framework's capacity to classify a signal and deploy a functional receiver is validated with over- the-air experiments.</description><identifier>ISSN: 2325-6532</identifier><identifier>ISBN: 9781424452934</identifier><identifier>ISBN: 1424452937</identifier><identifier>EISSN: 2640-0472</identifier><identifier>EISBN: 0769539173</identifier><identifier>EISBN: 9780769539171</identifier><identifier>DOI: 10.1109/ReConFig.2009.84</identifier><language>eng</language><publisher>IEEE</publisher><subject>Automation ; Embedded computing ; Field programmable gate arrays ; FPGA ; Hardware ; Pattern classification ; Productivity ; Receivers ; Resource description framework ; Signal analysis ; Signal classification ; Signal processing ; Signal synthesis ; Synthesis</subject><ispartof>2009 International Conference on Reconfigurable Computing and FPGAs, 2009, p.350-355</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5382083$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5382083$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Suris, J.A.</creatorcontrib><creatorcontrib>Recio, A.</creatorcontrib><creatorcontrib>Athanas, P.</creatorcontrib><title>Enhancing the Productivity of Radio Designers with RapidRadio</title><title>2009 International Conference on Reconfigurable Computing and FPGAs</title><addtitle>RECONF</addtitle><description>In this paper the RapidRadio framework for signal classification and receiver deployment is discussed. The framework is a productivity enhancing tool that reduces the required knowledge-base for implementing a receiver on an FPGA-based SDR platform. The ultimate objective of this framework is to identify unknown signals and to build FPGA-based receivers capable of receiving them. The framework's capacity to classify a signal and deploy a functional receiver is validated with over- the-air experiments.</description><subject>Automation</subject><subject>Embedded computing</subject><subject>Field programmable gate arrays</subject><subject>FPGA</subject><subject>Hardware</subject><subject>Pattern classification</subject><subject>Productivity</subject><subject>Receivers</subject><subject>Resource description framework</subject><subject>Signal analysis</subject><subject>Signal classification</subject><subject>Signal processing</subject><subject>Signal synthesis</subject><subject>Synthesis</subject><issn>2325-6532</issn><issn>2640-0472</issn><isbn>9781424452934</isbn><isbn>1424452937</isbn><isbn>0769539173</isbn><isbn>9780769539171</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotzE9Lw0AQBfD1H1hr74KXfIHU2ZnZbPbgQdJWhYJS9Fw2yaRZ0aQkUem3N6jv8uD94Cl1pWGuNbibjWRtswq7OQK4ecpH6gJs4gw5belYTTBhiIEtnqiZs6lmZDboiE9HIzRxYgjP1azv32DMaAxmom6XTe2bIjS7aKgleu7a8rMYwlcYDlFbRRtfhjZaSB92jXR99B2Gehz3ofyVS3VW-fdeZv89Va-r5Uv2EK-f7h-zu3UctDVDLFAIAxoWX1lPNpHK5o4M-pwq46FCrT2nUDCVmGjOU3RenPjC5EwF0VRd__0GEdnuu_Dhu8PWUIqQEv0ArI5NvQ</recordid><startdate>200912</startdate><enddate>200912</enddate><creator>Suris, J.A.</creator><creator>Recio, A.</creator><creator>Athanas, P.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200912</creationdate><title>Enhancing the Productivity of Radio Designers with RapidRadio</title><author>Suris, J.A. ; Recio, A. ; Athanas, P.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-e0ce40254eaf7a376ef7b9352ab3f5a0f211a480c43d2614b829ae9eac5b43c33</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Automation</topic><topic>Embedded computing</topic><topic>Field programmable gate arrays</topic><topic>FPGA</topic><topic>Hardware</topic><topic>Pattern classification</topic><topic>Productivity</topic><topic>Receivers</topic><topic>Resource description framework</topic><topic>Signal analysis</topic><topic>Signal classification</topic><topic>Signal processing</topic><topic>Signal synthesis</topic><topic>Synthesis</topic><toplevel>online_resources</toplevel><creatorcontrib>Suris, J.A.</creatorcontrib><creatorcontrib>Recio, A.</creatorcontrib><creatorcontrib>Athanas, P.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Suris, J.A.</au><au>Recio, A.</au><au>Athanas, P.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Enhancing the Productivity of Radio Designers with RapidRadio</atitle><btitle>2009 International Conference on Reconfigurable Computing and FPGAs</btitle><stitle>RECONF</stitle><date>2009-12</date><risdate>2009</risdate><spage>350</spage><epage>355</epage><pages>350-355</pages><issn>2325-6532</issn><eissn>2640-0472</eissn><isbn>9781424452934</isbn><isbn>1424452937</isbn><eisbn>0769539173</eisbn><eisbn>9780769539171</eisbn><abstract>In this paper the RapidRadio framework for signal classification and receiver deployment is discussed. The framework is a productivity enhancing tool that reduces the required knowledge-base for implementing a receiver on an FPGA-based SDR platform. The ultimate objective of this framework is to identify unknown signals and to build FPGA-based receivers capable of receiving them. The framework's capacity to classify a signal and deploy a functional receiver is validated with over- the-air experiments.</abstract><pub>IEEE</pub><doi>10.1109/ReConFig.2009.84</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 2325-6532 |
| ispartof | 2009 International Conference on Reconfigurable Computing and FPGAs, 2009, p.350-355 |
| issn | 2325-6532 2640-0472 |
| language | eng |
| recordid | cdi_ieee_primary_5382083 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Automation Embedded computing Field programmable gate arrays FPGA Hardware Pattern classification Productivity Receivers Resource description framework Signal analysis Signal classification Signal processing Signal synthesis Synthesis |
| title | Enhancing the Productivity of Radio Designers with RapidRadio |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T20%3A40%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Enhancing%20the%20Productivity%20of%20Radio%20Designers%20with%20RapidRadio&rft.btitle=2009%20International%20Conference%20on%20Reconfigurable%20Computing%20and%20FPGAs&rft.au=Suris,%20J.A.&rft.date=2009-12&rft.spage=350&rft.epage=355&rft.pages=350-355&rft.issn=2325-6532&rft.eissn=2640-0472&rft.isbn=9781424452934&rft.isbn_list=1424452937&rft_id=info:doi/10.1109/ReConFig.2009.84&rft_dat=%3Cieee_6IE%3E5382083%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=0769539173&rft.eisbn_list=9780769539171&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5382083&rfr_iscdi=true |