Improving the Security of Dual Rail Logic in FPGA Using Controlled Placement and Routing

In this paper, we propose placement and routing techniques to deal with the timing unbalance problem in wave dynamic differential logic (WDDL) circuits. First, we study the impact of placement on the delay unbalance in a tree-based FPGA. Then, we propose an adaptation to the Pathfinder routing algor...

Ausführliche Beschreibung