Towards Automated Software Verification and Validation
Today, it's an important requirement to have software systems without any bug. Model checking has proven to be a viable solution for reasoning about behavior properties of many different software artifacts. In this paper, we present an efficient solution to verify software models which formally...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 210 |
|---|---|
| container_issue | |
| container_start_page | 206 |
| container_title | |
| container_volume | 1 |
| creator | Asadollahi, S. Rafe, V. Rafeh, R. |
| description | Today, it's an important requirement to have software systems without any bug. Model checking has proven to be a viable solution for reasoning about behavior properties of many different software artifacts. In this paper, we present an efficient solution to verify software models which formally specified by layered graph transformation systems - special types of graph transformation systems - using a model checker called Bogor. |
| doi_str_mv | 10.1109/ICCTD.2009.164 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5359770</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5359770</ieee_id><sourcerecordid>5359770</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-52ce9141b97728c31902bace4fd9e982a563e01f63d91e26b899fce2841cccae3</originalsourceid><addsrcrecordid>eNotjMtKw0AUQAdEqNRsu3GTH0i8dybzuMsSX4VCF8Zuy2TmDoy0jSQR8e8t6upwzuIIsUKoEYHuN23bPdQSgGo0zZUoyDqwhrRyJHEhiml6BwAkY7XUN8J0w5cf41SuP-fh5GeO5euQ5kvjcs9jTjn4OQ_n0p9juffHHH_1Vlwnf5y4-OdSvD09du1Ltd09b9r1tspo9VxpGZiwwZ6slS4oJJC9D9ykSExOem0UAyajIiFL0zuiFFi6BkMIntVS3P19MzMfPsZ88uP3QSt9GYL6AdxtRII</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Towards Automated Software Verification and Validation</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Asadollahi, S. ; Rafe, V. ; Rafeh, R.</creator><creatorcontrib>Asadollahi, S. ; Rafe, V. ; Rafeh, R.</creatorcontrib><description>Today, it's an important requirement to have software systems without any bug. Model checking has proven to be a viable solution for reasoning about behavior properties of many different software artifacts. In this paper, we present an efficient solution to verify software models which formally specified by layered graph transformation systems - special types of graph transformation systems - using a model checker called Bogor.</description><identifier>ISBN: 9780769538921</identifier><identifier>ISBN: 0769538924</identifier><identifier>DOI: 10.1109/ICCTD.2009.164</identifier><language>eng</language><publisher>IEEE</publisher><subject>AGG ; Airports ; Bogor ; Computer bugs ; Design engineering ; Implants ; Layered Graph Transformation Systems ; LTL ; Model Checking ; Power engineering and energy ; Power system modeling ; Software design ; Software systems ; Software tools ; Usability</subject><ispartof>2009 International Conference on Computer Technology and Development, 2009, Vol.1, p.206-210</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5359770$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5359770$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Asadollahi, S.</creatorcontrib><creatorcontrib>Rafe, V.</creatorcontrib><creatorcontrib>Rafeh, R.</creatorcontrib><title>Towards Automated Software Verification and Validation</title><title>2009 International Conference on Computer Technology and Development</title><addtitle>ICCTD</addtitle><description>Today, it's an important requirement to have software systems without any bug. Model checking has proven to be a viable solution for reasoning about behavior properties of many different software artifacts. In this paper, we present an efficient solution to verify software models which formally specified by layered graph transformation systems - special types of graph transformation systems - using a model checker called Bogor.</description><subject>AGG</subject><subject>Airports</subject><subject>Bogor</subject><subject>Computer bugs</subject><subject>Design engineering</subject><subject>Implants</subject><subject>Layered Graph Transformation Systems</subject><subject>LTL</subject><subject>Model Checking</subject><subject>Power engineering and energy</subject><subject>Power system modeling</subject><subject>Software design</subject><subject>Software systems</subject><subject>Software tools</subject><subject>Usability</subject><isbn>9780769538921</isbn><isbn>0769538924</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotjMtKw0AUQAdEqNRsu3GTH0i8dybzuMsSX4VCF8Zuy2TmDoy0jSQR8e8t6upwzuIIsUKoEYHuN23bPdQSgGo0zZUoyDqwhrRyJHEhiml6BwAkY7XUN8J0w5cf41SuP-fh5GeO5euQ5kvjcs9jTjn4OQ_n0p9juffHHH_1Vlwnf5y4-OdSvD09du1Ltd09b9r1tspo9VxpGZiwwZ6slS4oJJC9D9ykSExOem0UAyajIiFL0zuiFFi6BkMIntVS3P19MzMfPsZ88uP3QSt9GYL6AdxtRII</recordid><startdate>200911</startdate><enddate>200911</enddate><creator>Asadollahi, S.</creator><creator>Rafe, V.</creator><creator>Rafeh, R.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200911</creationdate><title>Towards Automated Software Verification and Validation</title><author>Asadollahi, S. ; Rafe, V. ; Rafeh, R.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-52ce9141b97728c31902bace4fd9e982a563e01f63d91e26b899fce2841cccae3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>AGG</topic><topic>Airports</topic><topic>Bogor</topic><topic>Computer bugs</topic><topic>Design engineering</topic><topic>Implants</topic><topic>Layered Graph Transformation Systems</topic><topic>LTL</topic><topic>Model Checking</topic><topic>Power engineering and energy</topic><topic>Power system modeling</topic><topic>Software design</topic><topic>Software systems</topic><topic>Software tools</topic><topic>Usability</topic><toplevel>online_resources</toplevel><creatorcontrib>Asadollahi, S.</creatorcontrib><creatorcontrib>Rafe, V.</creatorcontrib><creatorcontrib>Rafeh, R.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Asadollahi, S.</au><au>Rafe, V.</au><au>Rafeh, R.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Towards Automated Software Verification and Validation</atitle><btitle>2009 International Conference on Computer Technology and Development</btitle><stitle>ICCTD</stitle><date>2009-11</date><risdate>2009</risdate><volume>1</volume><spage>206</spage><epage>210</epage><pages>206-210</pages><isbn>9780769538921</isbn><isbn>0769538924</isbn><abstract>Today, it's an important requirement to have software systems without any bug. Model checking has proven to be a viable solution for reasoning about behavior properties of many different software artifacts. In this paper, we present an efficient solution to verify software models which formally specified by layered graph transformation systems - special types of graph transformation systems - using a model checker called Bogor.</abstract><pub>IEEE</pub><doi>10.1109/ICCTD.2009.164</doi><tpages>5</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 9780769538921 |
| ispartof | 2009 International Conference on Computer Technology and Development, 2009, Vol.1, p.206-210 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_5359770 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | AGG Airports Bogor Computer bugs Design engineering Implants Layered Graph Transformation Systems LTL Model Checking Power engineering and energy Power system modeling Software design Software systems Software tools Usability |
| title | Towards Automated Software Verification and Validation |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T16%3A47%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Towards%20Automated%20Software%20Verification%20and%20Validation&rft.btitle=2009%20International%20Conference%20on%20Computer%20Technology%20and%20Development&rft.au=Asadollahi,%20S.&rft.date=2009-11&rft.volume=1&rft.spage=206&rft.epage=210&rft.pages=206-210&rft.isbn=9780769538921&rft.isbn_list=0769538924&rft_id=info:doi/10.1109/ICCTD.2009.164&rft_dat=%3Cieee_6IE%3E5359770%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5359770&rfr_iscdi=true |