On the mapping problem for multi-level systems

Hierarchically-structured arrays of processors have been widely used in the low-level and the intermediate-level phases of computer vision. This is because tasks in these phases require both local and global operations, when the two-dimensional array structure of the image is considered. This paper...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Ziavras, S. G.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 408
container_issue
container_start_page 399
container_title
container_volume
creator Ziavras, S. G.
description Hierarchically-structured arrays of processors have been widely used in the low-level and the intermediate-level phases of computer vision. This is because tasks in these phases require both local and global operations, when the two-dimensional array structure of the image is considered. This paper introduces mapping (process assignment) algorithms for systems in the above class. It is the first time in parallel computer vision that both the domain and the range of the mapping functions are in a general set of hierarchically-structured arrays of processors. More specifically, the systems being studied here are not necessarily homogeneous; the processing powers of processors at different levels and the reductions between different pairs of consecutive levels are allowed to vary. Efficient mapping is achieved by first proposing objective functions, so that each objective function measures the quality of a given mapping with respect to a particular optimization goal. Mapping algorithms, one for each objective function, that attempt to produce an optimal mapping by minimizing the corresponding objective function, are then proposed. It is proven theoretically that our mapping algorithms always yield an optimal solution for systems composed of processors with identical processing powers. In all other cases, some assignment choices in the algorithms allow to take advantage of the increased processing powers of processors.
doi_str_mv 10.1145/76263.76307
format Conference Proceeding
fullrecord <record><control><sourceid>proquest_6IE</sourceid><recordid>TN_cdi_ieee_primary_5349002</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5349002</ieee_id><sourcerecordid>31412841</sourcerecordid><originalsourceid>FETCH-LOGICAL-a305t-873b5212ba5f77a7aa1795a88a75d381a0e4cc8f9f3131275741e16f9453c5bb3</originalsourceid><addsrcrecordid>eNqNkD1PwzAURS0hJFDpxMiSATEgpfjFdmyPqOJLqtQFZus5PEPAbkKcIvXfE1p-AHd5wz16ujqMnQNfAEh1o-uqFgtdC66P2Nxqw43VFoSE-oTNc_7gU5QyxsIpW6w3xfhORcK-bzdvRT90PlIqQjcUaRvHtoz0TbHIuzxSymfsOGDMNP-7M_Zyf_e8fCxX64en5e2qRMHVWBotvKqg8qiC1qgRQVuFxqBWr8IAcpJNY4INAgRUWmkJBHWwUolGeS9m7Orwd9rztaU8utTmhmLEDXXb7ARIqIyECbw4gC0RuX5oEw47p4S0nFdTe31osUnOd91ndsDdryW3t-T2lpwfWgoTfPkPWPwAsMFj7Q</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>31412841</pqid></control><display><type>conference_proceeding</type><title>On the mapping problem for multi-level systems</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Ziavras, S. G.</creator><creatorcontrib>Ziavras, S. G.</creatorcontrib><description>Hierarchically-structured arrays of processors have been widely used in the low-level and the intermediate-level phases of computer vision. This is because tasks in these phases require both local and global operations, when the two-dimensional array structure of the image is considered. This paper introduces mapping (process assignment) algorithms for systems in the above class. It is the first time in parallel computer vision that both the domain and the range of the mapping functions are in a general set of hierarchically-structured arrays of processors. More specifically, the systems being studied here are not necessarily homogeneous; the processing powers of processors at different levels and the reductions between different pairs of consecutive levels are allowed to vary. Efficient mapping is achieved by first proposing objective functions, so that each objective function measures the quality of a given mapping with respect to a particular optimization goal. Mapping algorithms, one for each objective function, that attempt to produce an optimal mapping by minimizing the corresponding objective function, are then proposed. It is proven theoretically that our mapping algorithms always yield an optimal solution for systems composed of processors with identical processing powers. In all other cases, some assignment choices in the algorithms allow to take advantage of the increased processing powers of processors.</description><identifier>ISBN: 9780897913416</identifier><identifier>ISBN: 0897913418</identifier><identifier>DOI: 10.1145/76263.76307</identifier><language>eng</language><publisher>New York, NY, USA: ACM</publisher><subject>Automation ; Computer science ; Computer systems organization -- Architectures -- Parallel architectures ; Computer systems organization -- Architectures -- Parallel architectures -- Systolic arrays ; Computer vision ; Computing methodologies -- Artificial intelligence -- Computer vision ; Computing methodologies -- Artificial intelligence -- Computer vision -- Computer vision tasks -- Scene understanding ; Computing methodologies -- Computer graphics -- Image manipulation ; Computing methodologies -- Computer graphics -- Image manipulation -- Image processing ; Costs ; Educational institutions ; Layout ; Microprocessors ; Object recognition ; Phased arrays ; Very large scale integration</subject><ispartof>Proceedings of the 1989 ACM/IEEE Conference on Supercomputing (Supercomputing '89), 1989, p.399-408</ispartof><rights>1989 ACM</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5349002$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5349002$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Ziavras, S. G.</creatorcontrib><title>On the mapping problem for multi-level systems</title><title>Proceedings of the 1989 ACM/IEEE Conference on Supercomputing (Supercomputing '89)</title><addtitle>sc</addtitle><description>Hierarchically-structured arrays of processors have been widely used in the low-level and the intermediate-level phases of computer vision. This is because tasks in these phases require both local and global operations, when the two-dimensional array structure of the image is considered. This paper introduces mapping (process assignment) algorithms for systems in the above class. It is the first time in parallel computer vision that both the domain and the range of the mapping functions are in a general set of hierarchically-structured arrays of processors. More specifically, the systems being studied here are not necessarily homogeneous; the processing powers of processors at different levels and the reductions between different pairs of consecutive levels are allowed to vary. Efficient mapping is achieved by first proposing objective functions, so that each objective function measures the quality of a given mapping with respect to a particular optimization goal. Mapping algorithms, one for each objective function, that attempt to produce an optimal mapping by minimizing the corresponding objective function, are then proposed. It is proven theoretically that our mapping algorithms always yield an optimal solution for systems composed of processors with identical processing powers. In all other cases, some assignment choices in the algorithms allow to take advantage of the increased processing powers of processors.</description><subject>Automation</subject><subject>Computer science</subject><subject>Computer systems organization -- Architectures -- Parallel architectures</subject><subject>Computer systems organization -- Architectures -- Parallel architectures -- Systolic arrays</subject><subject>Computer vision</subject><subject>Computing methodologies -- Artificial intelligence -- Computer vision</subject><subject>Computing methodologies -- Artificial intelligence -- Computer vision -- Computer vision tasks -- Scene understanding</subject><subject>Computing methodologies -- Computer graphics -- Image manipulation</subject><subject>Computing methodologies -- Computer graphics -- Image manipulation -- Image processing</subject><subject>Costs</subject><subject>Educational institutions</subject><subject>Layout</subject><subject>Microprocessors</subject><subject>Object recognition</subject><subject>Phased arrays</subject><subject>Very large scale integration</subject><isbn>9780897913416</isbn><isbn>0897913418</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1989</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNqNkD1PwzAURS0hJFDpxMiSATEgpfjFdmyPqOJLqtQFZus5PEPAbkKcIvXfE1p-AHd5wz16ujqMnQNfAEh1o-uqFgtdC66P2Nxqw43VFoSE-oTNc_7gU5QyxsIpW6w3xfhORcK-bzdvRT90PlIqQjcUaRvHtoz0TbHIuzxSymfsOGDMNP-7M_Zyf_e8fCxX64en5e2qRMHVWBotvKqg8qiC1qgRQVuFxqBWr8IAcpJNY4INAgRUWmkJBHWwUolGeS9m7Orwd9rztaU8utTmhmLEDXXb7ARIqIyECbw4gC0RuX5oEw47p4S0nFdTe31osUnOd91ndsDdryW3t-T2lpwfWgoTfPkPWPwAsMFj7Q</recordid><startdate>19891101</startdate><enddate>19891101</enddate><creator>Ziavras, S. G.</creator><general>ACM</general><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>19891101</creationdate><title>On the mapping problem for multi-level systems</title><author>Ziavras, S. G.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a305t-873b5212ba5f77a7aa1795a88a75d381a0e4cc8f9f3131275741e16f9453c5bb3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1989</creationdate><topic>Automation</topic><topic>Computer science</topic><topic>Computer systems organization -- Architectures -- Parallel architectures</topic><topic>Computer systems organization -- Architectures -- Parallel architectures -- Systolic arrays</topic><topic>Computer vision</topic><topic>Computing methodologies -- Artificial intelligence -- Computer vision</topic><topic>Computing methodologies -- Artificial intelligence -- Computer vision -- Computer vision tasks -- Scene understanding</topic><topic>Computing methodologies -- Computer graphics -- Image manipulation</topic><topic>Computing methodologies -- Computer graphics -- Image manipulation -- Image processing</topic><topic>Costs</topic><topic>Educational institutions</topic><topic>Layout</topic><topic>Microprocessors</topic><topic>Object recognition</topic><topic>Phased arrays</topic><topic>Very large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Ziavras, S. G.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ziavras, S. G.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>On the mapping problem for multi-level systems</atitle><btitle>Proceedings of the 1989 ACM/IEEE Conference on Supercomputing (Supercomputing '89)</btitle><stitle>sc</stitle><date>1989-11-01</date><risdate>1989</risdate><spage>399</spage><epage>408</epage><pages>399-408</pages><isbn>9780897913416</isbn><isbn>0897913418</isbn><abstract>Hierarchically-structured arrays of processors have been widely used in the low-level and the intermediate-level phases of computer vision. This is because tasks in these phases require both local and global operations, when the two-dimensional array structure of the image is considered. This paper introduces mapping (process assignment) algorithms for systems in the above class. It is the first time in parallel computer vision that both the domain and the range of the mapping functions are in a general set of hierarchically-structured arrays of processors. More specifically, the systems being studied here are not necessarily homogeneous; the processing powers of processors at different levels and the reductions between different pairs of consecutive levels are allowed to vary. Efficient mapping is achieved by first proposing objective functions, so that each objective function measures the quality of a given mapping with respect to a particular optimization goal. Mapping algorithms, one for each objective function, that attempt to produce an optimal mapping by minimizing the corresponding objective function, are then proposed. It is proven theoretically that our mapping algorithms always yield an optimal solution for systems composed of processors with identical processing powers. In all other cases, some assignment choices in the algorithms allow to take advantage of the increased processing powers of processors.</abstract><cop>New York, NY, USA</cop><pub>ACM</pub><doi>10.1145/76263.76307</doi><tpages>10</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9780897913416
ispartof Proceedings of the 1989 ACM/IEEE Conference on Supercomputing (Supercomputing '89), 1989, p.399-408
issn
language eng
recordid cdi_ieee_primary_5349002
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Automation
Computer science
Computer systems organization -- Architectures -- Parallel architectures
Computer systems organization -- Architectures -- Parallel architectures -- Systolic arrays
Computer vision
Computing methodologies -- Artificial intelligence -- Computer vision
Computing methodologies -- Artificial intelligence -- Computer vision -- Computer vision tasks -- Scene understanding
Computing methodologies -- Computer graphics -- Image manipulation
Computing methodologies -- Computer graphics -- Image manipulation -- Image processing
Costs
Educational institutions
Layout
Microprocessors
Object recognition
Phased arrays
Very large scale integration
title On the mapping problem for multi-level systems
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T18%3A27%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=On%20the%20mapping%20problem%20for%20multi-level%20systems&rft.btitle=Proceedings%20of%20the%201989%20ACM/IEEE%20Conference%20on%20Supercomputing%20(Supercomputing%20'89)&rft.au=Ziavras,%20S.%20G.&rft.date=1989-11-01&rft.spage=399&rft.epage=408&rft.pages=399-408&rft.isbn=9780897913416&rft.isbn_list=0897913418&rft_id=info:doi/10.1145/76263.76307&rft_dat=%3Cproquest_6IE%3E31412841%3C/proquest_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=31412841&rft_id=info:pmid/&rft_ieee_id=5349002&rfr_iscdi=true