An efficient processor allocation scheme for mesh connected parallel computers
Several processor allocation schemes are proposed in the literature for mesh connected parallel computers. All these schemes aim at improving the system performance by reducing internal fragmentation or by enhancing the submesh recognition ability. In this paper, we propose an approach of system par...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 203 |
---|---|
container_issue | |
container_start_page | 196 |
container_title | |
container_volume | |
creator | Upadhyay, J. Mohapatra, P. |
description | Several processor allocation schemes are proposed in the literature for mesh connected parallel computers. All these schemes aim at improving the system performance by reducing internal fragmentation or by enhancing the submesh recognition ability. In this paper, we propose an approach of system partitioning to reduce external fragmentation and thereby improve the system performance. The target systems considered here are two-dimensional meshes where the side lengths are powers of two. Processors are allocated to a partitioned mesh based on their submesh size requirements. The proposed scheme can be implemented in conjuaction with any of the existing schemes and thereby can also exploit the advantages offered by those schemes. The performance measurements are done through simulation experiments. Completion time for a fixed number of jobs, internal and external fragmentation, and system utilazation are obtained. It is observed that, in most cases, the proposed scheme demonstrates better performance. Time complexity of the proposed scheme is less by a factor of n compared to the corresponding allocation scheme without partitioning, where n=log/sub 2. |
doi_str_mv | 10.1109/SPDP.1995.530684 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_530684</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>530684</ieee_id><sourcerecordid>530684</sourcerecordid><originalsourceid>FETCH-LOGICAL-i87t-e1e0aab74f4a5735fb632f9132020e63f273321de919f02295606be5e3e62b0d3</originalsourceid><addsrcrecordid>eNotj0tLAzEURgMqWGv34ip_YOq9ySSZLEt9QtGC3ZdM5oZG5kUyLvz3jtTVB4fDgY-xO4Q1ItiHz_3jfo3WqrWSoKvygq2sqaDCShu0Ci_ZAkHLQktTXrObnL8A_sxywd43PacQoo_UT3xMg6ech8Rd2w7eTXHoefYn6oiHmXaUT9wPfU9-ooaPLs0etTPqxu-JUr5lV8G1mVb_u2SH56fD9rXYfby8bTe7IlZmKggJnKtNGUqnjFSh1lIEi1KAANIyCCOlwIYs2gBCWKVB16RIkhY1NHLJ7s_ZSETHMcXOpZ_j-bz8BVnxTjM</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An efficient processor allocation scheme for mesh connected parallel computers</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Upadhyay, J. ; Mohapatra, P.</creator><creatorcontrib>Upadhyay, J. ; Mohapatra, P.</creatorcontrib><description>Several processor allocation schemes are proposed in the literature for mesh connected parallel computers. All these schemes aim at improving the system performance by reducing internal fragmentation or by enhancing the submesh recognition ability. In this paper, we propose an approach of system partitioning to reduce external fragmentation and thereby improve the system performance. The target systems considered here are two-dimensional meshes where the side lengths are powers of two. Processors are allocated to a partitioned mesh based on their submesh size requirements. The proposed scheme can be implemented in conjuaction with any of the existing schemes and thereby can also exploit the advantages offered by those schemes. The performance measurements are done through simulation experiments. Completion time for a fixed number of jobs, internal and external fragmentation, and system utilazation are obtained. It is observed that, in most cases, the proposed scheme demonstrates better performance. Time complexity of the proposed scheme is less by a factor of n compared to the corresponding allocation scheme without partitioning, where n=log/sub 2.</description><identifier>ISSN: 1063-6374</identifier><identifier>ISBN: 9780818671951</identifier><identifier>ISBN: 0818671955</identifier><identifier>DOI: 10.1109/SPDP.1995.530684</identifier><language>eng</language><publisher>IEEE</publisher><subject>Application software ; Concurrent computing ; Fast Fourier transforms ; Measurement ; Partitioning algorithms ; Sorting ; System performance ; Topology ; Very large scale integration</subject><ispartof>Proceedings.Seventh IEEE Symposium on Parallel and Distributed Processing, 1995, p.196-203</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/530684$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/530684$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Upadhyay, J.</creatorcontrib><creatorcontrib>Mohapatra, P.</creatorcontrib><title>An efficient processor allocation scheme for mesh connected parallel computers</title><title>Proceedings.Seventh IEEE Symposium on Parallel and Distributed Processing</title><addtitle>SPDP</addtitle><description>Several processor allocation schemes are proposed in the literature for mesh connected parallel computers. All these schemes aim at improving the system performance by reducing internal fragmentation or by enhancing the submesh recognition ability. In this paper, we propose an approach of system partitioning to reduce external fragmentation and thereby improve the system performance. The target systems considered here are two-dimensional meshes where the side lengths are powers of two. Processors are allocated to a partitioned mesh based on their submesh size requirements. The proposed scheme can be implemented in conjuaction with any of the existing schemes and thereby can also exploit the advantages offered by those schemes. The performance measurements are done through simulation experiments. Completion time for a fixed number of jobs, internal and external fragmentation, and system utilazation are obtained. It is observed that, in most cases, the proposed scheme demonstrates better performance. Time complexity of the proposed scheme is less by a factor of n compared to the corresponding allocation scheme without partitioning, where n=log/sub 2.</description><subject>Application software</subject><subject>Concurrent computing</subject><subject>Fast Fourier transforms</subject><subject>Measurement</subject><subject>Partitioning algorithms</subject><subject>Sorting</subject><subject>System performance</subject><subject>Topology</subject><subject>Very large scale integration</subject><issn>1063-6374</issn><isbn>9780818671951</isbn><isbn>0818671955</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1995</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj0tLAzEURgMqWGv34ip_YOq9ySSZLEt9QtGC3ZdM5oZG5kUyLvz3jtTVB4fDgY-xO4Q1ItiHz_3jfo3WqrWSoKvygq2sqaDCShu0Ci_ZAkHLQktTXrObnL8A_sxywd43PacQoo_UT3xMg6ech8Rd2w7eTXHoefYn6oiHmXaUT9wPfU9-ooaPLs0etTPqxu-JUr5lV8G1mVb_u2SH56fD9rXYfby8bTe7IlZmKggJnKtNGUqnjFSh1lIEi1KAANIyCCOlwIYs2gBCWKVB16RIkhY1NHLJ7s_ZSETHMcXOpZ_j-bz8BVnxTjM</recordid><startdate>1995</startdate><enddate>1995</enddate><creator>Upadhyay, J.</creator><creator>Mohapatra, P.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1995</creationdate><title>An efficient processor allocation scheme for mesh connected parallel computers</title><author>Upadhyay, J. ; Mohapatra, P.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i87t-e1e0aab74f4a5735fb632f9132020e63f273321de919f02295606be5e3e62b0d3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1995</creationdate><topic>Application software</topic><topic>Concurrent computing</topic><topic>Fast Fourier transforms</topic><topic>Measurement</topic><topic>Partitioning algorithms</topic><topic>Sorting</topic><topic>System performance</topic><topic>Topology</topic><topic>Very large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Upadhyay, J.</creatorcontrib><creatorcontrib>Mohapatra, P.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Upadhyay, J.</au><au>Mohapatra, P.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An efficient processor allocation scheme for mesh connected parallel computers</atitle><btitle>Proceedings.Seventh IEEE Symposium on Parallel and Distributed Processing</btitle><stitle>SPDP</stitle><date>1995</date><risdate>1995</risdate><spage>196</spage><epage>203</epage><pages>196-203</pages><issn>1063-6374</issn><isbn>9780818671951</isbn><isbn>0818671955</isbn><abstract>Several processor allocation schemes are proposed in the literature for mesh connected parallel computers. All these schemes aim at improving the system performance by reducing internal fragmentation or by enhancing the submesh recognition ability. In this paper, we propose an approach of system partitioning to reduce external fragmentation and thereby improve the system performance. The target systems considered here are two-dimensional meshes where the side lengths are powers of two. Processors are allocated to a partitioned mesh based on their submesh size requirements. The proposed scheme can be implemented in conjuaction with any of the existing schemes and thereby can also exploit the advantages offered by those schemes. The performance measurements are done through simulation experiments. Completion time for a fixed number of jobs, internal and external fragmentation, and system utilazation are obtained. It is observed that, in most cases, the proposed scheme demonstrates better performance. Time complexity of the proposed scheme is less by a factor of n compared to the corresponding allocation scheme without partitioning, where n=log/sub 2.</abstract><pub>IEEE</pub><doi>10.1109/SPDP.1995.530684</doi><tpages>8</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1063-6374 |
ispartof | Proceedings.Seventh IEEE Symposium on Parallel and Distributed Processing, 1995, p.196-203 |
issn | 1063-6374 |
language | eng |
recordid | cdi_ieee_primary_530684 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Application software Concurrent computing Fast Fourier transforms Measurement Partitioning algorithms Sorting System performance Topology Very large scale integration |
title | An efficient processor allocation scheme for mesh connected parallel computers |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T04%3A41%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20efficient%20processor%20allocation%20scheme%20for%20mesh%20connected%20parallel%20computers&rft.btitle=Proceedings.Seventh%20IEEE%20Symposium%20on%20Parallel%20and%20Distributed%20Processing&rft.au=Upadhyay,%20J.&rft.date=1995&rft.spage=196&rft.epage=203&rft.pages=196-203&rft.issn=1063-6374&rft.isbn=9780818671951&rft.isbn_list=0818671955&rft_id=info:doi/10.1109/SPDP.1995.530684&rft_dat=%3Cieee_6IE%3E530684%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=530684&rfr_iscdi=true |