Avoiding unknown states when scanning mutually exclusive latches

Many modern circuits contain logic which must be controlled with mutually exclusive (one-out-of-n) control signals. Common examples include controls to 3-state buses and pass-gate multiplexers. If these control signals are allowed to attain any value combination other than one-out-of-n, the controll...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Pateras, S., Schmookler, M.S.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 318
container_issue
container_start_page 311
container_title
container_volume
creator Pateras, S.
Schmookler, M.S.
description Many modern circuits contain logic which must be controlled with mutually exclusive (one-out-of-n) control signals. Common examples include controls to 3-state buses and pass-gate multiplexers. If these control signals are allowed to attain any value combination other than one-out-of-n, the controlled logic may produce an unknown (X) state. In a scan based design, these mutually exclusive signals become problematic if they must be stored in latches. Mutually exclusive values will typically not be maintained on the outputs of these latches during scanning, nor as final values if random test patterns are scanned in. This paper describes a hardware technique that places logic in the scan path to ensure that a given set of latches always maintains mutually exclusive values during scanning.
doi_str_mv 10.1109/TEST.1995.529855
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_529855</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>529855</ieee_id><sourcerecordid>529855</sourcerecordid><originalsourceid>FETCH-LOGICAL-i172t-413a61552df8876ff396c8982966a54d89525a85ae2000395db30499fe9fbe223</originalsourceid><addsrcrecordid>eNotj0tLw0AUhQcfYKzdi6v8gcQ7d3KTuTtLqQ8ouDCuyzSZsaPpVDpJa_-9lQoHzgcHPjhC3ErIpQS-r2dvdS6ZKSdkTXQmElSVzhAJzsWYKw3HKGRGfSESCZozRYqvxHWMnwAIhJCIh8lu41sfPtIhfIXNPqSxN72N6X5lj9yYEP7G9dAPpusOqf1puiH6nU070zcrG2_EpTNdtOP_Hon3x1k9fc7mr08v08k887LCPiukMqUkwtZpXZXOKS4bzRq5LA0VrWZCMpqMRQBQTO1SQcHsLLulRVQjcXfyemvt4nvr12Z7WJy-q1_ecEsO</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Avoiding unknown states when scanning mutually exclusive latches</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Pateras, S. ; Schmookler, M.S.</creator><creatorcontrib>Pateras, S. ; Schmookler, M.S.</creatorcontrib><description>Many modern circuits contain logic which must be controlled with mutually exclusive (one-out-of-n) control signals. Common examples include controls to 3-state buses and pass-gate multiplexers. If these control signals are allowed to attain any value combination other than one-out-of-n, the controlled logic may produce an unknown (X) state. In a scan based design, these mutually exclusive signals become problematic if they must be stored in latches. Mutually exclusive values will typically not be maintained on the outputs of these latches during scanning, nor as final values if random test patterns are scanned in. This paper describes a hardware technique that places logic in the scan path to ensure that a given set of latches always maintains mutually exclusive values during scanning.</description><identifier>ISSN: 1089-3539</identifier><identifier>ISBN: 9780780329928</identifier><identifier>ISBN: 0780329929</identifier><identifier>EISSN: 2378-2250</identifier><identifier>DOI: 10.1109/TEST.1995.529855</identifier><language>eng</language><publisher>IEEE</publisher><subject>Built-in self-test ; Circuit faults ; Circuit simulation ; Circuit testing ; Control systems ; Hardware ; Latches ; Logic circuits ; Modems ; Multiplexing</subject><ispartof>Proceedings of 1995 IEEE International Test Conference (ITC), 1995, p.311-318</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/529855$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/529855$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Pateras, S.</creatorcontrib><creatorcontrib>Schmookler, M.S.</creatorcontrib><title>Avoiding unknown states when scanning mutually exclusive latches</title><title>Proceedings of 1995 IEEE International Test Conference (ITC)</title><addtitle>TEST</addtitle><description>Many modern circuits contain logic which must be controlled with mutually exclusive (one-out-of-n) control signals. Common examples include controls to 3-state buses and pass-gate multiplexers. If these control signals are allowed to attain any value combination other than one-out-of-n, the controlled logic may produce an unknown (X) state. In a scan based design, these mutually exclusive signals become problematic if they must be stored in latches. Mutually exclusive values will typically not be maintained on the outputs of these latches during scanning, nor as final values if random test patterns are scanned in. This paper describes a hardware technique that places logic in the scan path to ensure that a given set of latches always maintains mutually exclusive values during scanning.</description><subject>Built-in self-test</subject><subject>Circuit faults</subject><subject>Circuit simulation</subject><subject>Circuit testing</subject><subject>Control systems</subject><subject>Hardware</subject><subject>Latches</subject><subject>Logic circuits</subject><subject>Modems</subject><subject>Multiplexing</subject><issn>1089-3539</issn><issn>2378-2250</issn><isbn>9780780329928</isbn><isbn>0780329929</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1995</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj0tLw0AUhQcfYKzdi6v8gcQ7d3KTuTtLqQ8ouDCuyzSZsaPpVDpJa_-9lQoHzgcHPjhC3ErIpQS-r2dvdS6ZKSdkTXQmElSVzhAJzsWYKw3HKGRGfSESCZozRYqvxHWMnwAIhJCIh8lu41sfPtIhfIXNPqSxN72N6X5lj9yYEP7G9dAPpusOqf1puiH6nU070zcrG2_EpTNdtOP_Hon3x1k9fc7mr08v08k887LCPiukMqUkwtZpXZXOKS4bzRq5LA0VrWZCMpqMRQBQTO1SQcHsLLulRVQjcXfyemvt4nvr12Z7WJy-q1_ecEsO</recordid><startdate>1995</startdate><enddate>1995</enddate><creator>Pateras, S.</creator><creator>Schmookler, M.S.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1995</creationdate><title>Avoiding unknown states when scanning mutually exclusive latches</title><author>Pateras, S. ; Schmookler, M.S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i172t-413a61552df8876ff396c8982966a54d89525a85ae2000395db30499fe9fbe223</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1995</creationdate><topic>Built-in self-test</topic><topic>Circuit faults</topic><topic>Circuit simulation</topic><topic>Circuit testing</topic><topic>Control systems</topic><topic>Hardware</topic><topic>Latches</topic><topic>Logic circuits</topic><topic>Modems</topic><topic>Multiplexing</topic><toplevel>online_resources</toplevel><creatorcontrib>Pateras, S.</creatorcontrib><creatorcontrib>Schmookler, M.S.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Pateras, S.</au><au>Schmookler, M.S.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Avoiding unknown states when scanning mutually exclusive latches</atitle><btitle>Proceedings of 1995 IEEE International Test Conference (ITC)</btitle><stitle>TEST</stitle><date>1995</date><risdate>1995</risdate><spage>311</spage><epage>318</epage><pages>311-318</pages><issn>1089-3539</issn><eissn>2378-2250</eissn><isbn>9780780329928</isbn><isbn>0780329929</isbn><abstract>Many modern circuits contain logic which must be controlled with mutually exclusive (one-out-of-n) control signals. Common examples include controls to 3-state buses and pass-gate multiplexers. If these control signals are allowed to attain any value combination other than one-out-of-n, the controlled logic may produce an unknown (X) state. In a scan based design, these mutually exclusive signals become problematic if they must be stored in latches. Mutually exclusive values will typically not be maintained on the outputs of these latches during scanning, nor as final values if random test patterns are scanned in. This paper describes a hardware technique that places logic in the scan path to ensure that a given set of latches always maintains mutually exclusive values during scanning.</abstract><pub>IEEE</pub><doi>10.1109/TEST.1995.529855</doi><tpages>8</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1089-3539
ispartof Proceedings of 1995 IEEE International Test Conference (ITC), 1995, p.311-318
issn 1089-3539
2378-2250
language eng
recordid cdi_ieee_primary_529855
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Built-in self-test
Circuit faults
Circuit simulation
Circuit testing
Control systems
Hardware
Latches
Logic circuits
Modems
Multiplexing
title Avoiding unknown states when scanning mutually exclusive latches
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T06%3A28%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Avoiding%20unknown%20states%20when%20scanning%20mutually%20exclusive%20latches&rft.btitle=Proceedings%20of%201995%20IEEE%20International%20Test%20Conference%20(ITC)&rft.au=Pateras,%20S.&rft.date=1995&rft.spage=311&rft.epage=318&rft.pages=311-318&rft.issn=1089-3539&rft.eissn=2378-2250&rft.isbn=9780780329928&rft.isbn_list=0780329929&rft_id=info:doi/10.1109/TEST.1995.529855&rft_dat=%3Cieee_6IE%3E529855%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=529855&rfr_iscdi=true