A new addressing mode for the encoding space problem on embedded processors
The complexity of today's applications increases with various requirements such as execution time, code size or power consumption. To satisfy these requirements for performance, efficient instruction set design is one of the important issues because an instruction customized for specific applic...
Gespeichert in:
Hauptverfasser: | , , , , , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 61 |
---|---|
container_issue | |
container_start_page | 58 |
container_title | |
container_volume | |
creator | Youn, J.M. Daeho Kim Sechul Shin Yunheung Paek Jeonghun Cho Minwook Ahn Yoon, J.W. Hochang Chae |
description | The complexity of today's applications increases with various requirements such as execution time, code size or power consumption. To satisfy these requirements for performance, efficient instruction set design is one of the important issues because an instruction customized for specific applications can make better performance than multiple instructions in aspect of fast execution time, decrease of code size, and low power consumption. Limited encoding space, however, does not allow adding application-specific and complex instructions freely to our instruction set architecture. To resolve this problem, conventional architectures increases free space for encoding by trimming excessive bits required beyond the fixed word length. This approach however shows weakness in terms of the complexity of compiler, code size and execution time. In this paper, we propose a new instruction encoding scheme based on the dynamic implied addressing mode (DIAM) to resolve limited encoding space and side-effect by trimming. Our DIAM-based approach uses a special program memory to store extra encoding information. We also suggest a code generation algorithm to fully utilize the DIAM. In our experiment, the architecture augmented with DIAMs shows about 10% code size reduction and speed up on average, as compared to the base architecture without DIAMs. |
doi_str_mv | 10.1109/SASP.2009.5226337 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5226337</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5226337</ieee_id><sourcerecordid>5226337</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-1bf2d06535fc6d4199650b7eacf2c2f709121d336e887f5c275ed9f49acf1bfa3</originalsourceid><addsrcrecordid>eNpFUM1KxDAYjMiC7roPIF7yAq358tscy-IfLiisnpc2-aKVbVOSBfHtbXHBuQwzzMxhCLkGVgIwe7urd68lZ8yWinMthDkjS5BcSmlFJc7_hYUFWc5ByzRncEHWOX-xCVIJqNglea7pgN-08T5hzt3wQfvokYaY6PETKQ4u-tnNY-OQjim2B-xpHCj2LXqPfvbcVI0pX5FFaA4Z1ydekff7u7fNY7F9eXja1NuiA6OOBbSBe6aVUMFpL8FarVhrsHGBOx4Ms8DBC6GxqkxQjhuF3gZpp8DUbcSK3Pztdoi4H1PXN-lnf3pC_AIWiFAF</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A new addressing mode for the encoding space problem on embedded processors</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Youn, J.M. ; Daeho Kim ; Sechul Shin ; Yunheung Paek ; Jeonghun Cho ; Minwook Ahn ; Yoon, J.W. ; Hochang Chae</creator><creatorcontrib>Youn, J.M. ; Daeho Kim ; Sechul Shin ; Yunheung Paek ; Jeonghun Cho ; Minwook Ahn ; Yoon, J.W. ; Hochang Chae</creatorcontrib><description>The complexity of today's applications increases with various requirements such as execution time, code size or power consumption. To satisfy these requirements for performance, efficient instruction set design is one of the important issues because an instruction customized for specific applications can make better performance than multiple instructions in aspect of fast execution time, decrease of code size, and low power consumption. Limited encoding space, however, does not allow adding application-specific and complex instructions freely to our instruction set architecture. To resolve this problem, conventional architectures increases free space for encoding by trimming excessive bits required beyond the fixed word length. This approach however shows weakness in terms of the complexity of compiler, code size and execution time. In this paper, we propose a new instruction encoding scheme based on the dynamic implied addressing mode (DIAM) to resolve limited encoding space and side-effect by trimming. Our DIAM-based approach uses a special program memory to store extra encoding information. We also suggest a code generation algorithm to fully utilize the DIAM. In our experiment, the architecture augmented with DIAMs shows about 10% code size reduction and speed up on average, as compared to the base architecture without DIAMs.</description><identifier>ISBN: 1424449391</identifier><identifier>ISBN: 9781424449392</identifier><identifier>EISBN: 1424449383</identifier><identifier>EISBN: 9781424449385</identifier><identifier>DOI: 10.1109/SASP.2009.5226337</identifier><identifier>LCCN: 2009906201</identifier><language>eng</language><publisher>IEEE</publisher><subject>Algorithm design and analysis ; Application software ; Computer science ; Encoding ; Energy consumption ; Instruction sets ; Performance analysis ; Program processors ; Space time codes</subject><ispartof>2009 IEEE 7th Symposium on Application Specific Processors, 2009, p.58-61</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5226337$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5226337$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Youn, J.M.</creatorcontrib><creatorcontrib>Daeho Kim</creatorcontrib><creatorcontrib>Sechul Shin</creatorcontrib><creatorcontrib>Yunheung Paek</creatorcontrib><creatorcontrib>Jeonghun Cho</creatorcontrib><creatorcontrib>Minwook Ahn</creatorcontrib><creatorcontrib>Yoon, J.W.</creatorcontrib><creatorcontrib>Hochang Chae</creatorcontrib><title>A new addressing mode for the encoding space problem on embedded processors</title><title>2009 IEEE 7th Symposium on Application Specific Processors</title><addtitle>SASP</addtitle><description>The complexity of today's applications increases with various requirements such as execution time, code size or power consumption. To satisfy these requirements for performance, efficient instruction set design is one of the important issues because an instruction customized for specific applications can make better performance than multiple instructions in aspect of fast execution time, decrease of code size, and low power consumption. Limited encoding space, however, does not allow adding application-specific and complex instructions freely to our instruction set architecture. To resolve this problem, conventional architectures increases free space for encoding by trimming excessive bits required beyond the fixed word length. This approach however shows weakness in terms of the complexity of compiler, code size and execution time. In this paper, we propose a new instruction encoding scheme based on the dynamic implied addressing mode (DIAM) to resolve limited encoding space and side-effect by trimming. Our DIAM-based approach uses a special program memory to store extra encoding information. We also suggest a code generation algorithm to fully utilize the DIAM. In our experiment, the architecture augmented with DIAMs shows about 10% code size reduction and speed up on average, as compared to the base architecture without DIAMs.</description><subject>Algorithm design and analysis</subject><subject>Application software</subject><subject>Computer science</subject><subject>Encoding</subject><subject>Energy consumption</subject><subject>Instruction sets</subject><subject>Performance analysis</subject><subject>Program processors</subject><subject>Space time codes</subject><isbn>1424449391</isbn><isbn>9781424449392</isbn><isbn>1424449383</isbn><isbn>9781424449385</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFUM1KxDAYjMiC7roPIF7yAq358tscy-IfLiisnpc2-aKVbVOSBfHtbXHBuQwzzMxhCLkGVgIwe7urd68lZ8yWinMthDkjS5BcSmlFJc7_hYUFWc5ByzRncEHWOX-xCVIJqNglea7pgN-08T5hzt3wQfvokYaY6PETKQ4u-tnNY-OQjim2B-xpHCj2LXqPfvbcVI0pX5FFaA4Z1ydekff7u7fNY7F9eXja1NuiA6OOBbSBe6aVUMFpL8FarVhrsHGBOx4Ms8DBC6GxqkxQjhuF3gZpp8DUbcSK3Pztdoi4H1PXN-lnf3pC_AIWiFAF</recordid><startdate>200907</startdate><enddate>200907</enddate><creator>Youn, J.M.</creator><creator>Daeho Kim</creator><creator>Sechul Shin</creator><creator>Yunheung Paek</creator><creator>Jeonghun Cho</creator><creator>Minwook Ahn</creator><creator>Yoon, J.W.</creator><creator>Hochang Chae</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200907</creationdate><title>A new addressing mode for the encoding space problem on embedded processors</title><author>Youn, J.M. ; Daeho Kim ; Sechul Shin ; Yunheung Paek ; Jeonghun Cho ; Minwook Ahn ; Yoon, J.W. ; Hochang Chae</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-1bf2d06535fc6d4199650b7eacf2c2f709121d336e887f5c275ed9f49acf1bfa3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Algorithm design and analysis</topic><topic>Application software</topic><topic>Computer science</topic><topic>Encoding</topic><topic>Energy consumption</topic><topic>Instruction sets</topic><topic>Performance analysis</topic><topic>Program processors</topic><topic>Space time codes</topic><toplevel>online_resources</toplevel><creatorcontrib>Youn, J.M.</creatorcontrib><creatorcontrib>Daeho Kim</creatorcontrib><creatorcontrib>Sechul Shin</creatorcontrib><creatorcontrib>Yunheung Paek</creatorcontrib><creatorcontrib>Jeonghun Cho</creatorcontrib><creatorcontrib>Minwook Ahn</creatorcontrib><creatorcontrib>Yoon, J.W.</creatorcontrib><creatorcontrib>Hochang Chae</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Youn, J.M.</au><au>Daeho Kim</au><au>Sechul Shin</au><au>Yunheung Paek</au><au>Jeonghun Cho</au><au>Minwook Ahn</au><au>Yoon, J.W.</au><au>Hochang Chae</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A new addressing mode for the encoding space problem on embedded processors</atitle><btitle>2009 IEEE 7th Symposium on Application Specific Processors</btitle><stitle>SASP</stitle><date>2009-07</date><risdate>2009</risdate><spage>58</spage><epage>61</epage><pages>58-61</pages><isbn>1424449391</isbn><isbn>9781424449392</isbn><eisbn>1424449383</eisbn><eisbn>9781424449385</eisbn><abstract>The complexity of today's applications increases with various requirements such as execution time, code size or power consumption. To satisfy these requirements for performance, efficient instruction set design is one of the important issues because an instruction customized for specific applications can make better performance than multiple instructions in aspect of fast execution time, decrease of code size, and low power consumption. Limited encoding space, however, does not allow adding application-specific and complex instructions freely to our instruction set architecture. To resolve this problem, conventional architectures increases free space for encoding by trimming excessive bits required beyond the fixed word length. This approach however shows weakness in terms of the complexity of compiler, code size and execution time. In this paper, we propose a new instruction encoding scheme based on the dynamic implied addressing mode (DIAM) to resolve limited encoding space and side-effect by trimming. Our DIAM-based approach uses a special program memory to store extra encoding information. We also suggest a code generation algorithm to fully utilize the DIAM. In our experiment, the architecture augmented with DIAMs shows about 10% code size reduction and speed up on average, as compared to the base architecture without DIAMs.</abstract><pub>IEEE</pub><doi>10.1109/SASP.2009.5226337</doi><tpages>4</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISBN: 1424449391 |
ispartof | 2009 IEEE 7th Symposium on Application Specific Processors, 2009, p.58-61 |
issn | |
language | eng |
recordid | cdi_ieee_primary_5226337 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Algorithm design and analysis Application software Computer science Encoding Energy consumption Instruction sets Performance analysis Program processors Space time codes |
title | A new addressing mode for the encoding space problem on embedded processors |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T08%3A27%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20new%20addressing%20mode%20for%20the%20encoding%20space%20problem%20on%20embedded%20processors&rft.btitle=2009%20IEEE%207th%20Symposium%20on%20Application%20Specific%20Processors&rft.au=Youn,%20J.M.&rft.date=2009-07&rft.spage=58&rft.epage=61&rft.pages=58-61&rft.isbn=1424449391&rft.isbn_list=9781424449392&rft_id=info:doi/10.1109/SASP.2009.5226337&rft_dat=%3Cieee_6IE%3E5226337%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424449383&rft.eisbn_list=9781424449385&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5226337&rfr_iscdi=true |