Optimization of lossless audio decoders on a class of embedded systems with two cores

Increasing demand for high quality audio/video content put a great pressure on A/V codec complexity. On the other side, low-end devices demands low cost platforms. In this paper we present methodology for optimization of lossless audio decoders on a dual core DSP-s. In addition to the common techniq...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Tadic, M., Sajic, D., Kovacevic, J.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 6
container_issue
container_start_page 1
container_title
container_volume
creator Tadic, M.
Sajic, D.
Kovacevic, J.
description Increasing demand for high quality audio/video content put a great pressure on A/V codec complexity. On the other side, low-end devices demands low cost platforms. In this paper we present methodology for optimization of lossless audio decoders on a dual core DSP-s. In addition to the common techniques such as: instruction parallelization and buffer reusability, we describe generalized splitting algorithm technique, exploiting features of embedded system. The methodology of proposed algorithm is illustrated on CS4953xx dual core processor, tested in simulator and verified in real time systems (AVRs, Blu-Ray Players). Estimated 180 MIPS for audio decoder was split on 140 MIPS on a first core and 55 MIPS on a second core, providing MIPS vise optimal solution for entire system.
doi_str_mv 10.1109/ICDSP.2009.5201061
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5201061</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5201061</ieee_id><sourcerecordid>5201061</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-e9c94c589398f719b014c27c4077935ffc4c74e36ea502760005bd3cecd5b9c63</originalsourceid><addsrcrecordid>eNo1kMtqwzAQRdVHoEmaH2g3-gG7esuzLOkrEEih6TrI0piq2HWwXEL69RU0nc1dnMvhMoTccFZyzuButXx4ey0FY1BqwTgz_IzMuBJKSQGVPSdTwY0upLb2gizAVv_Mqksy5VqZgldWTcgsOypgIAxckUVKnyyf0jKbp-R9sx9jF3_cGPsv2je07VNqMSXqvkPsaUDfBxwSzdRR37pMcgu7GkPAQNMxjdgleojjBx0PPfX9gOmaTBrXJlycck62T4_b5Uux3jyvlvfrIgIbCwQPyusKJFSN5VAzrrywXjFrQeqm8cpbhdKg00xYk2frOkiPPugavJFzcvunjYi42w-xc8Nxd_qW_AWS2FfO</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Optimization of lossless audio decoders on a class of embedded systems with two cores</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Tadic, M. ; Sajic, D. ; Kovacevic, J.</creator><creatorcontrib>Tadic, M. ; Sajic, D. ; Kovacevic, J.</creatorcontrib><description>Increasing demand for high quality audio/video content put a great pressure on A/V codec complexity. On the other side, low-end devices demands low cost platforms. In this paper we present methodology for optimization of lossless audio decoders on a dual core DSP-s. In addition to the common techniques such as: instruction parallelization and buffer reusability, we describe generalized splitting algorithm technique, exploiting features of embedded system. The methodology of proposed algorithm is illustrated on CS4953xx dual core processor, tested in simulator and verified in real time systems (AVRs, Blu-Ray Players). Estimated 180 MIPS for audio decoder was split on 140 MIPS on a first core and 55 MIPS on a second core, providing MIPS vise optimal solution for entire system.</description><identifier>ISSN: 1546-1874</identifier><identifier>ISBN: 9781424432974</identifier><identifier>ISBN: 1424432979</identifier><identifier>EISSN: 2165-3577</identifier><identifier>EISBN: 1424432987</identifier><identifier>EISBN: 9781424432981</identifier><identifier>DOI: 10.1109/ICDSP.2009.5201061</identifier><identifier>LCCN: 2008909269</identifier><language>eng</language><publisher>IEEE</publisher><subject>Codecs ; Decoding ; Digital signal processing ; Digital signal processing chips ; DSP ; dual core ; Embedded system ; Hardware ; hw/sw optimization ; Lossless audio decoder ; Optimization methods ; parallelization ; Signal processing algorithms ; Testing</subject><ispartof>2009 16th International Conference on Digital Signal Processing, 2009, p.1-6</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5201061$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>310,311,782,786,791,792,2060,27932,54927</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5201061$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Tadic, M.</creatorcontrib><creatorcontrib>Sajic, D.</creatorcontrib><creatorcontrib>Kovacevic, J.</creatorcontrib><title>Optimization of lossless audio decoders on a class of embedded systems with two cores</title><title>2009 16th International Conference on Digital Signal Processing</title><addtitle>ICDSP</addtitle><description>Increasing demand for high quality audio/video content put a great pressure on A/V codec complexity. On the other side, low-end devices demands low cost platforms. In this paper we present methodology for optimization of lossless audio decoders on a dual core DSP-s. In addition to the common techniques such as: instruction parallelization and buffer reusability, we describe generalized splitting algorithm technique, exploiting features of embedded system. The methodology of proposed algorithm is illustrated on CS4953xx dual core processor, tested in simulator and verified in real time systems (AVRs, Blu-Ray Players). Estimated 180 MIPS for audio decoder was split on 140 MIPS on a first core and 55 MIPS on a second core, providing MIPS vise optimal solution for entire system.</description><subject>Codecs</subject><subject>Decoding</subject><subject>Digital signal processing</subject><subject>Digital signal processing chips</subject><subject>DSP</subject><subject>dual core</subject><subject>Embedded system</subject><subject>Hardware</subject><subject>hw/sw optimization</subject><subject>Lossless audio decoder</subject><subject>Optimization methods</subject><subject>parallelization</subject><subject>Signal processing algorithms</subject><subject>Testing</subject><issn>1546-1874</issn><issn>2165-3577</issn><isbn>9781424432974</isbn><isbn>1424432979</isbn><isbn>1424432987</isbn><isbn>9781424432981</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1kMtqwzAQRdVHoEmaH2g3-gG7esuzLOkrEEih6TrI0piq2HWwXEL69RU0nc1dnMvhMoTccFZyzuButXx4ey0FY1BqwTgz_IzMuBJKSQGVPSdTwY0upLb2gizAVv_Mqksy5VqZgldWTcgsOypgIAxckUVKnyyf0jKbp-R9sx9jF3_cGPsv2je07VNqMSXqvkPsaUDfBxwSzdRR37pMcgu7GkPAQNMxjdgleojjBx0PPfX9gOmaTBrXJlycck62T4_b5Uux3jyvlvfrIgIbCwQPyusKJFSN5VAzrrywXjFrQeqm8cpbhdKg00xYk2frOkiPPugavJFzcvunjYi42w-xc8Nxd_qW_AWS2FfO</recordid><startdate>200907</startdate><enddate>200907</enddate><creator>Tadic, M.</creator><creator>Sajic, D.</creator><creator>Kovacevic, J.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200907</creationdate><title>Optimization of lossless audio decoders on a class of embedded systems with two cores</title><author>Tadic, M. ; Sajic, D. ; Kovacevic, J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-e9c94c589398f719b014c27c4077935ffc4c74e36ea502760005bd3cecd5b9c63</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Codecs</topic><topic>Decoding</topic><topic>Digital signal processing</topic><topic>Digital signal processing chips</topic><topic>DSP</topic><topic>dual core</topic><topic>Embedded system</topic><topic>Hardware</topic><topic>hw/sw optimization</topic><topic>Lossless audio decoder</topic><topic>Optimization methods</topic><topic>parallelization</topic><topic>Signal processing algorithms</topic><topic>Testing</topic><toplevel>online_resources</toplevel><creatorcontrib>Tadic, M.</creatorcontrib><creatorcontrib>Sajic, D.</creatorcontrib><creatorcontrib>Kovacevic, J.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tadic, M.</au><au>Sajic, D.</au><au>Kovacevic, J.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Optimization of lossless audio decoders on a class of embedded systems with two cores</atitle><btitle>2009 16th International Conference on Digital Signal Processing</btitle><stitle>ICDSP</stitle><date>2009-07</date><risdate>2009</risdate><spage>1</spage><epage>6</epage><pages>1-6</pages><issn>1546-1874</issn><eissn>2165-3577</eissn><isbn>9781424432974</isbn><isbn>1424432979</isbn><eisbn>1424432987</eisbn><eisbn>9781424432981</eisbn><abstract>Increasing demand for high quality audio/video content put a great pressure on A/V codec complexity. On the other side, low-end devices demands low cost platforms. In this paper we present methodology for optimization of lossless audio decoders on a dual core DSP-s. In addition to the common techniques such as: instruction parallelization and buffer reusability, we describe generalized splitting algorithm technique, exploiting features of embedded system. The methodology of proposed algorithm is illustrated on CS4953xx dual core processor, tested in simulator and verified in real time systems (AVRs, Blu-Ray Players). Estimated 180 MIPS for audio decoder was split on 140 MIPS on a first core and 55 MIPS on a second core, providing MIPS vise optimal solution for entire system.</abstract><pub>IEEE</pub><doi>10.1109/ICDSP.2009.5201061</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1546-1874
ispartof 2009 16th International Conference on Digital Signal Processing, 2009, p.1-6
issn 1546-1874
2165-3577
language eng
recordid cdi_ieee_primary_5201061
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Codecs
Decoding
Digital signal processing
Digital signal processing chips
DSP
dual core
Embedded system
Hardware
hw/sw optimization
Lossless audio decoder
Optimization methods
parallelization
Signal processing algorithms
Testing
title Optimization of lossless audio decoders on a class of embedded systems with two cores
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-06T03%3A42%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Optimization%20of%20lossless%20audio%20decoders%20on%20a%20class%20of%20embedded%20systems%20with%20two%20cores&rft.btitle=2009%2016th%20International%20Conference%20on%20Digital%20Signal%20Processing&rft.au=Tadic,%20M.&rft.date=2009-07&rft.spage=1&rft.epage=6&rft.pages=1-6&rft.issn=1546-1874&rft.eissn=2165-3577&rft.isbn=9781424432974&rft.isbn_list=1424432979&rft_id=info:doi/10.1109/ICDSP.2009.5201061&rft_dat=%3Cieee_6IE%3E5201061%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424432987&rft.eisbn_list=9781424432981&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5201061&rfr_iscdi=true