A new PowerPC microprocessor for low power computing systems
A new PowerPC microprocessor is designed for desktop companions and high end embedded multimedia applications such as high performance video games with graphics intensive operations. It features a low power consumption of 1.2 watts at 66 MHz at 3.3 volts. The processor is fabricated in a 0.5 micron,...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 284 |
|---|---|
| container_issue | |
| container_start_page | 281 |
| container_title | |
| container_volume | |
| creator | Ogden, D. Kuttanna, B. Loper, A.J. Mallick, S. Putrino, M. |
| description | A new PowerPC microprocessor is designed for desktop companions and high end embedded multimedia applications such as high performance video games with graphics intensive operations. It features a low power consumption of 1.2 watts at 66 MHz at 3.3 volts. The processor is fabricated in a 0.5 micron, 4 level metal CMOS technology resulting in 1 M transistors in a 7.07 mm by 7.07 mm chip size. Dual 4K-byte instruction and data caches coupled to a high performance 64-bit multiplexed bus and separate execution units (branch, float, integer, and load-store units) result in a peak instruction rate of 2 instructions per clock cycle. Low power techniques are used throughout the entire design including dynamically powered down execution units. |
| doi_str_mv | 10.1109/CMPCON.1995.512397 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_512397</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>512397</ieee_id><sourcerecordid>512397</sourcerecordid><originalsourceid>FETCH-LOGICAL-i87t-2657eff6a9b2da7d6b6f1b6ac561ac0fd392100fa0f91eb574b91af0e0701fba3</originalsourceid><addsrcrecordid>eNotj8tqwzAUREUfUJP6B7LSD9i914okX-gmmLYppI0X2QfJlopLHBvJxeTvm5IODGcxcGAYWyLkiEBP1Udd7T5zJJK5xEKQvmFJIbTMgBTcspR0CSWWSkNBdMcSBCUyJQgeWBrjN1wiZQlilbDnNT-5mdfD7EJd8b5rwjCGoXExDoH7S4_DzMe_mTdDP_5M3emLx3OcXB8f2b03x-jSfy7Y_vVlX22y7e7tvVpvs67UU1YoqZ33ypAtWqNbZZVHq0wjFZoGfCuoQABvwBM6K_XKEhoPDjSgt0Ys2PKq7ZxzhzF0vQnnw_W5-AVxoEuo</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A new PowerPC microprocessor for low power computing systems</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Ogden, D. ; Kuttanna, B. ; Loper, A.J. ; Mallick, S. ; Putrino, M.</creator><creatorcontrib>Ogden, D. ; Kuttanna, B. ; Loper, A.J. ; Mallick, S. ; Putrino, M.</creatorcontrib><description>A new PowerPC microprocessor is designed for desktop companions and high end embedded multimedia applications such as high performance video games with graphics intensive operations. It features a low power consumption of 1.2 watts at 66 MHz at 3.3 volts. The processor is fabricated in a 0.5 micron, 4 level metal CMOS technology resulting in 1 M transistors in a 7.07 mm by 7.07 mm chip size. Dual 4K-byte instruction and data caches coupled to a high performance 64-bit multiplexed bus and separate execution units (branch, float, integer, and load-store units) result in a peak instruction rate of 2 instructions per clock cycle. Low power techniques are used throughout the entire design including dynamically powered down execution units.</description><identifier>ISSN: 1063-6390</identifier><identifier>ISBN: 9780818670299</identifier><identifier>ISBN: 0818670290</identifier><identifier>EISSN: 2375-0960</identifier><identifier>DOI: 10.1109/CMPCON.1995.512397</identifier><language>eng</language><publisher>IEEE</publisher><subject>Clocks ; CMOS process ; CMOS technology ; Decoding ; Energy consumption ; Games ; Graphics ; Microprocessors ; Registers ; Throughput</subject><ispartof>Digest of Papers. COMPCON'95. Technologies for the Information Superhighway, 1995, p.281-284</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/512397$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,4035,4036,27904,54898</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/512397$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Ogden, D.</creatorcontrib><creatorcontrib>Kuttanna, B.</creatorcontrib><creatorcontrib>Loper, A.J.</creatorcontrib><creatorcontrib>Mallick, S.</creatorcontrib><creatorcontrib>Putrino, M.</creatorcontrib><title>A new PowerPC microprocessor for low power computing systems</title><title>Digest of Papers. COMPCON'95. Technologies for the Information Superhighway</title><addtitle>CMPCON</addtitle><description>A new PowerPC microprocessor is designed for desktop companions and high end embedded multimedia applications such as high performance video games with graphics intensive operations. It features a low power consumption of 1.2 watts at 66 MHz at 3.3 volts. The processor is fabricated in a 0.5 micron, 4 level metal CMOS technology resulting in 1 M transistors in a 7.07 mm by 7.07 mm chip size. Dual 4K-byte instruction and data caches coupled to a high performance 64-bit multiplexed bus and separate execution units (branch, float, integer, and load-store units) result in a peak instruction rate of 2 instructions per clock cycle. Low power techniques are used throughout the entire design including dynamically powered down execution units.</description><subject>Clocks</subject><subject>CMOS process</subject><subject>CMOS technology</subject><subject>Decoding</subject><subject>Energy consumption</subject><subject>Games</subject><subject>Graphics</subject><subject>Microprocessors</subject><subject>Registers</subject><subject>Throughput</subject><issn>1063-6390</issn><issn>2375-0960</issn><isbn>9780818670299</isbn><isbn>0818670290</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1995</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj8tqwzAUREUfUJP6B7LSD9i914okX-gmmLYppI0X2QfJlopLHBvJxeTvm5IODGcxcGAYWyLkiEBP1Udd7T5zJJK5xEKQvmFJIbTMgBTcspR0CSWWSkNBdMcSBCUyJQgeWBrjN1wiZQlilbDnNT-5mdfD7EJd8b5rwjCGoXExDoH7S4_DzMe_mTdDP_5M3emLx3OcXB8f2b03x-jSfy7Y_vVlX22y7e7tvVpvs67UU1YoqZ33ypAtWqNbZZVHq0wjFZoGfCuoQABvwBM6K_XKEhoPDjSgt0Ys2PKq7ZxzhzF0vQnnw_W5-AVxoEuo</recordid><startdate>1995</startdate><enddate>1995</enddate><creator>Ogden, D.</creator><creator>Kuttanna, B.</creator><creator>Loper, A.J.</creator><creator>Mallick, S.</creator><creator>Putrino, M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1995</creationdate><title>A new PowerPC microprocessor for low power computing systems</title><author>Ogden, D. ; Kuttanna, B. ; Loper, A.J. ; Mallick, S. ; Putrino, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i87t-2657eff6a9b2da7d6b6f1b6ac561ac0fd392100fa0f91eb574b91af0e0701fba3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1995</creationdate><topic>Clocks</topic><topic>CMOS process</topic><topic>CMOS technology</topic><topic>Decoding</topic><topic>Energy consumption</topic><topic>Games</topic><topic>Graphics</topic><topic>Microprocessors</topic><topic>Registers</topic><topic>Throughput</topic><toplevel>online_resources</toplevel><creatorcontrib>Ogden, D.</creatorcontrib><creatorcontrib>Kuttanna, B.</creatorcontrib><creatorcontrib>Loper, A.J.</creatorcontrib><creatorcontrib>Mallick, S.</creatorcontrib><creatorcontrib>Putrino, M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ogden, D.</au><au>Kuttanna, B.</au><au>Loper, A.J.</au><au>Mallick, S.</au><au>Putrino, M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A new PowerPC microprocessor for low power computing systems</atitle><btitle>Digest of Papers. COMPCON'95. Technologies for the Information Superhighway</btitle><stitle>CMPCON</stitle><date>1995</date><risdate>1995</risdate><spage>281</spage><epage>284</epage><pages>281-284</pages><issn>1063-6390</issn><eissn>2375-0960</eissn><isbn>9780818670299</isbn><isbn>0818670290</isbn><abstract>A new PowerPC microprocessor is designed for desktop companions and high end embedded multimedia applications such as high performance video games with graphics intensive operations. It features a low power consumption of 1.2 watts at 66 MHz at 3.3 volts. The processor is fabricated in a 0.5 micron, 4 level metal CMOS technology resulting in 1 M transistors in a 7.07 mm by 7.07 mm chip size. Dual 4K-byte instruction and data caches coupled to a high performance 64-bit multiplexed bus and separate execution units (branch, float, integer, and load-store units) result in a peak instruction rate of 2 instructions per clock cycle. Low power techniques are used throughout the entire design including dynamically powered down execution units.</abstract><pub>IEEE</pub><doi>10.1109/CMPCON.1995.512397</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1063-6390 |
| ispartof | Digest of Papers. COMPCON'95. Technologies for the Information Superhighway, 1995, p.281-284 |
| issn | 1063-6390 2375-0960 |
| language | eng |
| recordid | cdi_ieee_primary_512397 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Clocks CMOS process CMOS technology Decoding Energy consumption Games Graphics Microprocessors Registers Throughput |
| title | A new PowerPC microprocessor for low power computing systems |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T01%3A11%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20new%20PowerPC%20microprocessor%20for%20low%20power%20computing%20systems&rft.btitle=Digest%20of%20Papers.%20COMPCON'95.%20Technologies%20for%20the%20Information%20Superhighway&rft.au=Ogden,%20D.&rft.date=1995&rft.spage=281&rft.epage=284&rft.pages=281-284&rft.issn=1063-6390&rft.eissn=2375-0960&rft.isbn=9780818670299&rft.isbn_list=0818670290&rft_id=info:doi/10.1109/CMPCON.1995.512397&rft_dat=%3Cieee_6IE%3E512397%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=512397&rfr_iscdi=true |