Parameter mismatch estimation in a parallel interleaved ADC
In this paper we propose a novel method for estimating the gain, DC offset and sample timing mismatches between component ADCs in a Parallel Interleaved ADC. We propose the use of a reference ADC, operating at a lower rate, that precludes the need for any calibration period. The reference ADC is clo...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1116 |
|---|---|
| container_issue | |
| container_start_page | 1113 |
| container_title | |
| container_volume | |
| creator | Balakrishnan, J. Ramakrishnan, S. Gopinathan, V. |
| description | In this paper we propose a novel method for estimating the gain, DC offset and sample timing mismatches between component ADCs in a Parallel Interleaved ADC. We propose the use of a reference ADC, operating at a lower rate, that precludes the need for any calibration period. The reference ADC is clocked using a novel scheme to provide reference samples that are used by the estimation algorithm We propose the use of Least Squares (LS) based approach for correcting the gain and DC offset mismatches as well as a bisection search and a fixed step adaptation for estimating/correcting the sample timing offset. These algorithms ensure fast initial convergence and good steady state tracking with little implementation overhead. Simulation results are presented to illustrate the efficacy of these techniques. |
| doi_str_mv | 10.1109/ISCAS.2009.5117955 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5117955</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5117955</ieee_id><sourcerecordid>5117955</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-cdd8b98136f726a1636de75824035b2d18d4b10f06baa5d9ce812ba5935242a73</originalsourceid><addsrcrecordid>eNpFUNtKxDAUjJcFu6s_oC_9gdRzTnKSFJ9KvS0sKKw-L2mTYqVdl7YI_r0FF3yaGWYYhhHiGiFDhPx2vS2LbUYAecaINmc-EUvUpLVy5PSpSAjZSWTis3_DmnORAFmUWgEtROJAGm1YwYVYjuMnwNxoKBF3r37wfZzikPbt2Pup_kjjOLUza7_2abtPfXqYI10Xu1nNuS767xjS4r68FIvGd2O8OuJKvD8-vJXPcvPytC6LjWzR8iTrEFyVO1SmsWQ8GmVCtOxIg-KKArqgK4QGTOU9h7yODqnynCsmTd6qlbj5621jjLvDMI8bfnbHN9QvGO1MUQ</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Parameter mismatch estimation in a parallel interleaved ADC</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Balakrishnan, J. ; Ramakrishnan, S. ; Gopinathan, V.</creator><creatorcontrib>Balakrishnan, J. ; Ramakrishnan, S. ; Gopinathan, V.</creatorcontrib><description>In this paper we propose a novel method for estimating the gain, DC offset and sample timing mismatches between component ADCs in a Parallel Interleaved ADC. We propose the use of a reference ADC, operating at a lower rate, that precludes the need for any calibration period. The reference ADC is clocked using a novel scheme to provide reference samples that are used by the estimation algorithm We propose the use of Least Squares (LS) based approach for correcting the gain and DC offset mismatches as well as a bisection search and a fixed step adaptation for estimating/correcting the sample timing offset. These algorithms ensure fast initial convergence and good steady state tracking with little implementation overhead. Simulation results are presented to illustrate the efficacy of these techniques.</description><identifier>ISSN: 0271-4302</identifier><identifier>ISBN: 1424438276</identifier><identifier>ISBN: 9781424438273</identifier><identifier>EISSN: 2158-1525</identifier><identifier>EISBN: 1424438284</identifier><identifier>EISBN: 9781424438280</identifier><identifier>DOI: 10.1109/ISCAS.2009.5117955</identifier><identifier>LCCN: 80-646530</identifier><language>eng</language><publisher>IEEE</publisher><subject>Calibration ; Clocks ; Convergence ; Equalizers ; Instruments ; Least squares approximation ; Parameter estimation ; Sampling methods ; Steady-state ; Timing</subject><ispartof>2009 IEEE International Symposium on Circuits and Systems (ISCAS), 2009, p.1113-1116</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5117955$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5117955$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Balakrishnan, J.</creatorcontrib><creatorcontrib>Ramakrishnan, S.</creatorcontrib><creatorcontrib>Gopinathan, V.</creatorcontrib><title>Parameter mismatch estimation in a parallel interleaved ADC</title><title>2009 IEEE International Symposium on Circuits and Systems (ISCAS)</title><addtitle>ISCAS</addtitle><description>In this paper we propose a novel method for estimating the gain, DC offset and sample timing mismatches between component ADCs in a Parallel Interleaved ADC. We propose the use of a reference ADC, operating at a lower rate, that precludes the need for any calibration period. The reference ADC is clocked using a novel scheme to provide reference samples that are used by the estimation algorithm We propose the use of Least Squares (LS) based approach for correcting the gain and DC offset mismatches as well as a bisection search and a fixed step adaptation for estimating/correcting the sample timing offset. These algorithms ensure fast initial convergence and good steady state tracking with little implementation overhead. Simulation results are presented to illustrate the efficacy of these techniques.</description><subject>Calibration</subject><subject>Clocks</subject><subject>Convergence</subject><subject>Equalizers</subject><subject>Instruments</subject><subject>Least squares approximation</subject><subject>Parameter estimation</subject><subject>Sampling methods</subject><subject>Steady-state</subject><subject>Timing</subject><issn>0271-4302</issn><issn>2158-1525</issn><isbn>1424438276</isbn><isbn>9781424438273</isbn><isbn>1424438284</isbn><isbn>9781424438280</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFUNtKxDAUjJcFu6s_oC_9gdRzTnKSFJ9KvS0sKKw-L2mTYqVdl7YI_r0FF3yaGWYYhhHiGiFDhPx2vS2LbUYAecaINmc-EUvUpLVy5PSpSAjZSWTis3_DmnORAFmUWgEtROJAGm1YwYVYjuMnwNxoKBF3r37wfZzikPbt2Pup_kjjOLUza7_2abtPfXqYI10Xu1nNuS767xjS4r68FIvGd2O8OuJKvD8-vJXPcvPytC6LjWzR8iTrEFyVO1SmsWQ8GmVCtOxIg-KKArqgK4QGTOU9h7yODqnynCsmTd6qlbj5621jjLvDMI8bfnbHN9QvGO1MUQ</recordid><startdate>200905</startdate><enddate>200905</enddate><creator>Balakrishnan, J.</creator><creator>Ramakrishnan, S.</creator><creator>Gopinathan, V.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>200905</creationdate><title>Parameter mismatch estimation in a parallel interleaved ADC</title><author>Balakrishnan, J. ; Ramakrishnan, S. ; Gopinathan, V.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-cdd8b98136f726a1636de75824035b2d18d4b10f06baa5d9ce812ba5935242a73</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Calibration</topic><topic>Clocks</topic><topic>Convergence</topic><topic>Equalizers</topic><topic>Instruments</topic><topic>Least squares approximation</topic><topic>Parameter estimation</topic><topic>Sampling methods</topic><topic>Steady-state</topic><topic>Timing</topic><toplevel>online_resources</toplevel><creatorcontrib>Balakrishnan, J.</creatorcontrib><creatorcontrib>Ramakrishnan, S.</creatorcontrib><creatorcontrib>Gopinathan, V.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Balakrishnan, J.</au><au>Ramakrishnan, S.</au><au>Gopinathan, V.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Parameter mismatch estimation in a parallel interleaved ADC</atitle><btitle>2009 IEEE International Symposium on Circuits and Systems (ISCAS)</btitle><stitle>ISCAS</stitle><date>2009-05</date><risdate>2009</risdate><spage>1113</spage><epage>1116</epage><pages>1113-1116</pages><issn>0271-4302</issn><eissn>2158-1525</eissn><isbn>1424438276</isbn><isbn>9781424438273</isbn><eisbn>1424438284</eisbn><eisbn>9781424438280</eisbn><abstract>In this paper we propose a novel method for estimating the gain, DC offset and sample timing mismatches between component ADCs in a Parallel Interleaved ADC. We propose the use of a reference ADC, operating at a lower rate, that precludes the need for any calibration period. The reference ADC is clocked using a novel scheme to provide reference samples that are used by the estimation algorithm We propose the use of Least Squares (LS) based approach for correcting the gain and DC offset mismatches as well as a bisection search and a fixed step adaptation for estimating/correcting the sample timing offset. These algorithms ensure fast initial convergence and good steady state tracking with little implementation overhead. Simulation results are presented to illustrate the efficacy of these techniques.</abstract><pub>IEEE</pub><doi>10.1109/ISCAS.2009.5117955</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0271-4302 |
| ispartof | 2009 IEEE International Symposium on Circuits and Systems (ISCAS), 2009, p.1113-1116 |
| issn | 0271-4302 2158-1525 |
| language | eng |
| recordid | cdi_ieee_primary_5117955 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Calibration Clocks Convergence Equalizers Instruments Least squares approximation Parameter estimation Sampling methods Steady-state Timing |
| title | Parameter mismatch estimation in a parallel interleaved ADC |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-30T08%3A50%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Parameter%20mismatch%20estimation%20in%20a%20parallel%20interleaved%20ADC&rft.btitle=2009%20IEEE%20International%20Symposium%20on%20Circuits%20and%20Systems%20(ISCAS)&rft.au=Balakrishnan,%20J.&rft.date=2009-05&rft.spage=1113&rft.epage=1116&rft.pages=1113-1116&rft.issn=0271-4302&rft.eissn=2158-1525&rft.isbn=1424438276&rft.isbn_list=9781424438273&rft_id=info:doi/10.1109/ISCAS.2009.5117955&rft_dat=%3Cieee_6IE%3E5117955%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=1424438284&rft.eisbn_list=9781424438280&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5117955&rfr_iscdi=true |