OSSS+R: A framework for application level modelling and synthesis of reconfigurable systems
Dynamic Partial Reconfiguration (DPR) is a promising technology ready for use, enabling the design of more flexible and efficient systems. However, existing design flows for DPR are either low-level and complex or lack support for automatic synthesis. In this paper, we present a SystemC based modell...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 975 |
|---|---|
| container_issue | |
| container_start_page | 970 |
| container_title | |
| container_volume | |
| creator | Schallenberg, A. Nebel, W. Herrholz, A. Hartmann, P.A. Oppenheimer, F. |
| description | Dynamic Partial Reconfiguration (DPR) is a promising technology ready for use, enabling the design of more flexible and efficient systems. However, existing design flows for DPR are either low-level and complex or lack support for automatic synthesis. In this paper, we present a SystemC based modelling and synthesis flow using the OSSS+R framework for reconfigurable systems. Our approach addresses reconfiguration already on application level enabling early exploration and analysis of the effects of DPR. Moreover it also allows quick implementation of such systems using our automatic synthesis flow. We demonstrate our approach using an educational example. |
| doi_str_mv | 10.1109/DATE.2009.5090805 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5090805</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5090805</ieee_id><sourcerecordid>5090805</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-736f421b6cfab1c2566bb0945cfc5534bd376a239db825a7685a681e4d2400643</originalsourceid><addsrcrecordid>eNotkMlOwzAYhM0mUUofAHHxHaX8XmNzq0pZpEqVSG8cKjuxi8FJqjiA-vYE6GVGo280h0HoisCUENC397P1YkoB9FSABgXiCE10rphWZEhEiGM0GlRlQ5uc_DHCKedscHX6yxhkRGhyji5SegcAwageoddVURQ3L3d4hn1navfddh_Ytx02u10MpelD2-DovlzEdVu5GEOzxaapcNo3_ZtLIeHW486VbePD9rMzNrqBpd7V6RKdeROTmxx8jNYPi_X8KVuuHp_ns2UWNPRZzqTnlFhZemNJSYWU1oLmovSlEIzbiuXSUKYrq6gwuVTCSEUcrygHkJyN0fX_bHDObXZdqE233xxuYj97G1cq</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>OSSS+R: A framework for application level modelling and synthesis of reconfigurable systems</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Schallenberg, A. ; Nebel, W. ; Herrholz, A. ; Hartmann, P.A. ; Oppenheimer, F.</creator><creatorcontrib>Schallenberg, A. ; Nebel, W. ; Herrholz, A. ; Hartmann, P.A. ; Oppenheimer, F.</creatorcontrib><description>Dynamic Partial Reconfiguration (DPR) is a promising technology ready for use, enabling the design of more flexible and efficient systems. However, existing design flows for DPR are either low-level and complex or lack support for automatic synthesis. In this paper, we present a SystemC based modelling and synthesis flow using the OSSS+R framework for reconfigurable systems. Our approach addresses reconfiguration already on application level enabling early exploration and analysis of the effects of DPR. Moreover it also allows quick implementation of such systems using our automatic synthesis flow. We demonstrate our approach using an educational example.</description><identifier>ISSN: 1530-1591</identifier><identifier>ISBN: 9781424437818</identifier><identifier>ISBN: 1424437814</identifier><identifier>EISSN: 1558-1101</identifier><identifier>EISBN: 9783981080155</identifier><identifier>EISBN: 3981080157</identifier><identifier>DOI: 10.1109/DATE.2009.5090805</identifier><language>eng</language><publisher>IEEE</publisher><subject>Design methodology ; Dynamic programming ; Field programmable gate arrays ; Hardware design languages ; Information technology ; Libraries ; Licenses ; Object oriented modeling ; Programming profession ; Runtime</subject><ispartof>2009 Design, Automation & Test in Europe Conference & Exhibition, 2009, p.970-975</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5090805$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5090805$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Schallenberg, A.</creatorcontrib><creatorcontrib>Nebel, W.</creatorcontrib><creatorcontrib>Herrholz, A.</creatorcontrib><creatorcontrib>Hartmann, P.A.</creatorcontrib><creatorcontrib>Oppenheimer, F.</creatorcontrib><title>OSSS+R: A framework for application level modelling and synthesis of reconfigurable systems</title><title>2009 Design, Automation & Test in Europe Conference & Exhibition</title><addtitle>DATE</addtitle><description>Dynamic Partial Reconfiguration (DPR) is a promising technology ready for use, enabling the design of more flexible and efficient systems. However, existing design flows for DPR are either low-level and complex or lack support for automatic synthesis. In this paper, we present a SystemC based modelling and synthesis flow using the OSSS+R framework for reconfigurable systems. Our approach addresses reconfiguration already on application level enabling early exploration and analysis of the effects of DPR. Moreover it also allows quick implementation of such systems using our automatic synthesis flow. We demonstrate our approach using an educational example.</description><subject>Design methodology</subject><subject>Dynamic programming</subject><subject>Field programmable gate arrays</subject><subject>Hardware design languages</subject><subject>Information technology</subject><subject>Libraries</subject><subject>Licenses</subject><subject>Object oriented modeling</subject><subject>Programming profession</subject><subject>Runtime</subject><issn>1530-1591</issn><issn>1558-1101</issn><isbn>9781424437818</isbn><isbn>1424437814</isbn><isbn>9783981080155</isbn><isbn>3981080157</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotkMlOwzAYhM0mUUofAHHxHaX8XmNzq0pZpEqVSG8cKjuxi8FJqjiA-vYE6GVGo280h0HoisCUENC397P1YkoB9FSABgXiCE10rphWZEhEiGM0GlRlQ5uc_DHCKedscHX6yxhkRGhyji5SegcAwageoddVURQ3L3d4hn1navfddh_Ytx02u10MpelD2-DovlzEdVu5GEOzxaapcNo3_ZtLIeHW486VbePD9rMzNrqBpd7V6RKdeROTmxx8jNYPi_X8KVuuHp_ns2UWNPRZzqTnlFhZemNJSYWU1oLmovSlEIzbiuXSUKYrq6gwuVTCSEUcrygHkJyN0fX_bHDObXZdqE233xxuYj97G1cq</recordid><startdate>200904</startdate><enddate>200904</enddate><creator>Schallenberg, A.</creator><creator>Nebel, W.</creator><creator>Herrholz, A.</creator><creator>Hartmann, P.A.</creator><creator>Oppenheimer, F.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200904</creationdate><title>OSSS+R: A framework for application level modelling and synthesis of reconfigurable systems</title><author>Schallenberg, A. ; Nebel, W. ; Herrholz, A. ; Hartmann, P.A. ; Oppenheimer, F.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-736f421b6cfab1c2566bb0945cfc5534bd376a239db825a7685a681e4d2400643</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>Design methodology</topic><topic>Dynamic programming</topic><topic>Field programmable gate arrays</topic><topic>Hardware design languages</topic><topic>Information technology</topic><topic>Libraries</topic><topic>Licenses</topic><topic>Object oriented modeling</topic><topic>Programming profession</topic><topic>Runtime</topic><toplevel>online_resources</toplevel><creatorcontrib>Schallenberg, A.</creatorcontrib><creatorcontrib>Nebel, W.</creatorcontrib><creatorcontrib>Herrholz, A.</creatorcontrib><creatorcontrib>Hartmann, P.A.</creatorcontrib><creatorcontrib>Oppenheimer, F.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Schallenberg, A.</au><au>Nebel, W.</au><au>Herrholz, A.</au><au>Hartmann, P.A.</au><au>Oppenheimer, F.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>OSSS+R: A framework for application level modelling and synthesis of reconfigurable systems</atitle><btitle>2009 Design, Automation & Test in Europe Conference & Exhibition</btitle><stitle>DATE</stitle><date>2009-04</date><risdate>2009</risdate><spage>970</spage><epage>975</epage><pages>970-975</pages><issn>1530-1591</issn><eissn>1558-1101</eissn><isbn>9781424437818</isbn><isbn>1424437814</isbn><eisbn>9783981080155</eisbn><eisbn>3981080157</eisbn><abstract>Dynamic Partial Reconfiguration (DPR) is a promising technology ready for use, enabling the design of more flexible and efficient systems. However, existing design flows for DPR are either low-level and complex or lack support for automatic synthesis. In this paper, we present a SystemC based modelling and synthesis flow using the OSSS+R framework for reconfigurable systems. Our approach addresses reconfiguration already on application level enabling early exploration and analysis of the effects of DPR. Moreover it also allows quick implementation of such systems using our automatic synthesis flow. We demonstrate our approach using an educational example.</abstract><pub>IEEE</pub><doi>10.1109/DATE.2009.5090805</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1530-1591 |
| ispartof | 2009 Design, Automation & Test in Europe Conference & Exhibition, 2009, p.970-975 |
| issn | 1530-1591 1558-1101 |
| language | eng |
| recordid | cdi_ieee_primary_5090805 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Design methodology Dynamic programming Field programmable gate arrays Hardware design languages Information technology Libraries Licenses Object oriented modeling Programming profession Runtime |
| title | OSSS+R: A framework for application level modelling and synthesis of reconfigurable systems |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T04%3A21%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=OSSS+R:%20A%20framework%20for%20application%20level%20modelling%20and%20synthesis%20of%20reconfigurable%20systems&rft.btitle=2009%20Design,%20Automation%20&%20Test%20in%20Europe%20Conference%20&%20Exhibition&rft.au=Schallenberg,%20A.&rft.date=2009-04&rft.spage=970&rft.epage=975&rft.pages=970-975&rft.issn=1530-1591&rft.eissn=1558-1101&rft.isbn=9781424437818&rft.isbn_list=1424437814&rft_id=info:doi/10.1109/DATE.2009.5090805&rft_dat=%3Cieee_6IE%3E5090805%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9783981080155&rft.eisbn_list=3981080157&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5090805&rfr_iscdi=true |