Parallel and Pipeline Processing for Block Cipher Algorithms on a Network-on-Chip

The computational performance of network-on-chip (NoC) and multi-processor system-on-chip (MPSoC) for implementing cryptographic block ciphers can be improved by exploiting parallel and pipeline execution. In this paper, we present a parallel and pipeline processing method for block cipher algorithm...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Yoon Seok Yang, Jun Ho Bahn, Seung Eun Lee, Bagherzadeh, N.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 854
container_issue
container_start_page 849
container_title
container_volume
creator Yoon Seok Yang
Jun Ho Bahn
Seung Eun Lee
Bagherzadeh, N.
description The computational performance of network-on-chip (NoC) and multi-processor system-on-chip (MPSoC) for implementing cryptographic block ciphers can be improved by exploiting parallel and pipeline execution. In this paper, we present a parallel and pipeline processing method for block cipher algorithms: data encryption standard (DES), triple-DES Algorithm (TDEA), and advanced encryption standard (AES) based on pure software implementation on an NoC. The algorithms are decomposed into task loops, functions, and data flow for parallel and pipeline execution. The tasks are allocated by the proposed mapping strategy to each processing element (PE) which consists of a 32-bit reduced instruction set computer (RISC) core, internal memory, router, and Network Interface (NI) to communicate between PEs. The proposed approach is simulated by using networked processor array (NePA), the cycle-accurate SystemC and hardware description language (HDL) model platform. We show that our method has the advantage of flexibility as compared to previous implementations of cryptographic algorithms based on hardware and software co-design or traditional hardwired ASIC design. In addition, the simulation result presents that the parallel and pipeline processing approach for software block ciphers can be implemented on various NoC platforms which have different complexities and constraints.
doi_str_mv 10.1109/ITNG.2009.163
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_5070729</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5070729</ieee_id><sourcerecordid>5070729</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-95c27e592601eac1e7ef6e17a5bd9138e9bea35453d03b44d5d9892a5867b7d93</originalsourceid><addsrcrecordid>eNotzE9LwzAYgPGICOrs0ZOXfIHW_G36HmfRORizwjyPtHm3xmVNSQvit1fQ5_K7PYTcc1ZwzuBxvduuCsEYFLyUFyQDUzFTgpYayuqS3HIllJLGMLgm2TR9st-UFlLADXlvbLIhYKB2cLTxIwY_IG1S7HCa_HCkh5joU4jdidZ-7DHRZTjG5Of-PNE4UEu3OH_FdMrjkNe9H-_I1cGGCbN_F-Tj5XlXv-abt9W6Xm5yz42ec9CdMKhBlIyj7TgaPJTIjdWtAy4rhBat1EpLx2SrlNMOKhBWV6VpjQO5IA9_X4-I-zH5s03fe80MMwLkD2_eTwc</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Parallel and Pipeline Processing for Block Cipher Algorithms on a Network-on-Chip</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Yoon Seok Yang ; Jun Ho Bahn ; Seung Eun Lee ; Bagherzadeh, N.</creator><creatorcontrib>Yoon Seok Yang ; Jun Ho Bahn ; Seung Eun Lee ; Bagherzadeh, N.</creatorcontrib><description>The computational performance of network-on-chip (NoC) and multi-processor system-on-chip (MPSoC) for implementing cryptographic block ciphers can be improved by exploiting parallel and pipeline execution. In this paper, we present a parallel and pipeline processing method for block cipher algorithms: data encryption standard (DES), triple-DES Algorithm (TDEA), and advanced encryption standard (AES) based on pure software implementation on an NoC. The algorithms are decomposed into task loops, functions, and data flow for parallel and pipeline execution. The tasks are allocated by the proposed mapping strategy to each processing element (PE) which consists of a 32-bit reduced instruction set computer (RISC) core, internal memory, router, and Network Interface (NI) to communicate between PEs. The proposed approach is simulated by using networked processor array (NePA), the cycle-accurate SystemC and hardware description language (HDL) model platform. We show that our method has the advantage of flexibility as compared to previous implementations of cryptographic algorithms based on hardware and software co-design or traditional hardwired ASIC design. In addition, the simulation result presents that the parallel and pipeline processing approach for software block ciphers can be implemented on various NoC platforms which have different complexities and constraints.</description><identifier>ISBN: 1424437709</identifier><identifier>ISBN: 9781424437702</identifier><identifier>EISBN: 9780769535968</identifier><identifier>EISBN: 0769535968</identifier><identifier>DOI: 10.1109/ITNG.2009.163</identifier><language>eng</language><publisher>IEEE</publisher><subject>block cipher ; Computer aided instruction ; Computer networks ; Concurrent computing ; Cryptography ; Hardware design languages ; Network-on-a-chip ; network-on-chip ; parallel and pipeline processing ; Pipeline processing ; security ; Software algorithms ; software implementation ; Software standards ; System-on-a-chip</subject><ispartof>2009 Sixth International Conference on Information Technology: New Generations, 2009, p.849-854</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5070729$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,27904,54899</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5070729$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Yoon Seok Yang</creatorcontrib><creatorcontrib>Jun Ho Bahn</creatorcontrib><creatorcontrib>Seung Eun Lee</creatorcontrib><creatorcontrib>Bagherzadeh, N.</creatorcontrib><title>Parallel and Pipeline Processing for Block Cipher Algorithms on a Network-on-Chip</title><title>2009 Sixth International Conference on Information Technology: New Generations</title><addtitle>ITNG</addtitle><description>The computational performance of network-on-chip (NoC) and multi-processor system-on-chip (MPSoC) for implementing cryptographic block ciphers can be improved by exploiting parallel and pipeline execution. In this paper, we present a parallel and pipeline processing method for block cipher algorithms: data encryption standard (DES), triple-DES Algorithm (TDEA), and advanced encryption standard (AES) based on pure software implementation on an NoC. The algorithms are decomposed into task loops, functions, and data flow for parallel and pipeline execution. The tasks are allocated by the proposed mapping strategy to each processing element (PE) which consists of a 32-bit reduced instruction set computer (RISC) core, internal memory, router, and Network Interface (NI) to communicate between PEs. The proposed approach is simulated by using networked processor array (NePA), the cycle-accurate SystemC and hardware description language (HDL) model platform. We show that our method has the advantage of flexibility as compared to previous implementations of cryptographic algorithms based on hardware and software co-design or traditional hardwired ASIC design. In addition, the simulation result presents that the parallel and pipeline processing approach for software block ciphers can be implemented on various NoC platforms which have different complexities and constraints.</description><subject>block cipher</subject><subject>Computer aided instruction</subject><subject>Computer networks</subject><subject>Concurrent computing</subject><subject>Cryptography</subject><subject>Hardware design languages</subject><subject>Network-on-a-chip</subject><subject>network-on-chip</subject><subject>parallel and pipeline processing</subject><subject>Pipeline processing</subject><subject>security</subject><subject>Software algorithms</subject><subject>software implementation</subject><subject>Software standards</subject><subject>System-on-a-chip</subject><isbn>1424437709</isbn><isbn>9781424437702</isbn><isbn>9780769535968</isbn><isbn>0769535968</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2009</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotzE9LwzAYgPGICOrs0ZOXfIHW_G36HmfRORizwjyPtHm3xmVNSQvit1fQ5_K7PYTcc1ZwzuBxvduuCsEYFLyUFyQDUzFTgpYayuqS3HIllJLGMLgm2TR9st-UFlLADXlvbLIhYKB2cLTxIwY_IG1S7HCa_HCkh5joU4jdidZ-7DHRZTjG5Of-PNE4UEu3OH_FdMrjkNe9H-_I1cGGCbN_F-Tj5XlXv-abt9W6Xm5yz42ec9CdMKhBlIyj7TgaPJTIjdWtAy4rhBat1EpLx2SrlNMOKhBWV6VpjQO5IA9_X4-I-zH5s03fe80MMwLkD2_eTwc</recordid><startdate>200904</startdate><enddate>200904</enddate><creator>Yoon Seok Yang</creator><creator>Jun Ho Bahn</creator><creator>Seung Eun Lee</creator><creator>Bagherzadeh, N.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200904</creationdate><title>Parallel and Pipeline Processing for Block Cipher Algorithms on a Network-on-Chip</title><author>Yoon Seok Yang ; Jun Ho Bahn ; Seung Eun Lee ; Bagherzadeh, N.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-95c27e592601eac1e7ef6e17a5bd9138e9bea35453d03b44d5d9892a5867b7d93</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2009</creationdate><topic>block cipher</topic><topic>Computer aided instruction</topic><topic>Computer networks</topic><topic>Concurrent computing</topic><topic>Cryptography</topic><topic>Hardware design languages</topic><topic>Network-on-a-chip</topic><topic>network-on-chip</topic><topic>parallel and pipeline processing</topic><topic>Pipeline processing</topic><topic>security</topic><topic>Software algorithms</topic><topic>software implementation</topic><topic>Software standards</topic><topic>System-on-a-chip</topic><toplevel>online_resources</toplevel><creatorcontrib>Yoon Seok Yang</creatorcontrib><creatorcontrib>Jun Ho Bahn</creatorcontrib><creatorcontrib>Seung Eun Lee</creatorcontrib><creatorcontrib>Bagherzadeh, N.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yoon Seok Yang</au><au>Jun Ho Bahn</au><au>Seung Eun Lee</au><au>Bagherzadeh, N.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Parallel and Pipeline Processing for Block Cipher Algorithms on a Network-on-Chip</atitle><btitle>2009 Sixth International Conference on Information Technology: New Generations</btitle><stitle>ITNG</stitle><date>2009-04</date><risdate>2009</risdate><spage>849</spage><epage>854</epage><pages>849-854</pages><isbn>1424437709</isbn><isbn>9781424437702</isbn><eisbn>9780769535968</eisbn><eisbn>0769535968</eisbn><abstract>The computational performance of network-on-chip (NoC) and multi-processor system-on-chip (MPSoC) for implementing cryptographic block ciphers can be improved by exploiting parallel and pipeline execution. In this paper, we present a parallel and pipeline processing method for block cipher algorithms: data encryption standard (DES), triple-DES Algorithm (TDEA), and advanced encryption standard (AES) based on pure software implementation on an NoC. The algorithms are decomposed into task loops, functions, and data flow for parallel and pipeline execution. The tasks are allocated by the proposed mapping strategy to each processing element (PE) which consists of a 32-bit reduced instruction set computer (RISC) core, internal memory, router, and Network Interface (NI) to communicate between PEs. The proposed approach is simulated by using networked processor array (NePA), the cycle-accurate SystemC and hardware description language (HDL) model platform. We show that our method has the advantage of flexibility as compared to previous implementations of cryptographic algorithms based on hardware and software co-design or traditional hardwired ASIC design. In addition, the simulation result presents that the parallel and pipeline processing approach for software block ciphers can be implemented on various NoC platforms which have different complexities and constraints.</abstract><pub>IEEE</pub><doi>10.1109/ITNG.2009.163</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 1424437709
ispartof 2009 Sixth International Conference on Information Technology: New Generations, 2009, p.849-854
issn
language eng
recordid cdi_ieee_primary_5070729
source IEEE Electronic Library (IEL) Conference Proceedings
subjects block cipher
Computer aided instruction
Computer networks
Concurrent computing
Cryptography
Hardware design languages
Network-on-a-chip
network-on-chip
parallel and pipeline processing
Pipeline processing
security
Software algorithms
software implementation
Software standards
System-on-a-chip
title Parallel and Pipeline Processing for Block Cipher Algorithms on a Network-on-Chip
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T04%3A17%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Parallel%20and%20Pipeline%20Processing%20for%20Block%20Cipher%20Algorithms%20on%20a%20Network-on-Chip&rft.btitle=2009%20Sixth%20International%20Conference%20on%20Information%20Technology:%20New%20Generations&rft.au=Yoon%20Seok%20Yang&rft.date=2009-04&rft.spage=849&rft.epage=854&rft.pages=849-854&rft.isbn=1424437709&rft.isbn_list=9781424437702&rft_id=info:doi/10.1109/ITNG.2009.163&rft_dat=%3Cieee_6IE%3E5070729%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9780769535968&rft.eisbn_list=0769535968&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5070729&rfr_iscdi=true