Architectural power macromodeling technique for DSP architectures

A key challenge in the design of low power digital systems is the fast and accurate estimation of power dissipation. In this paper, we present a look-up-table (LUT) based power macromodeling technique for digital signal processing (DSP) architecture in terms of the statistical knowledge of their pri...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	Durrani, Y.A.
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Digital signal processing Digital systems FIR filer Genetic Algorithm Genetic algorithms Intellectual property LUT Monte Carlo methods Monte Carlo Simulation Power dissipation Power Estimation Power generation Power Macro-modeling Power system modeling RTL Statistics Table lookup
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!