A design-for-test structure for optimising analogue and mixed signal IC test
A new Design-for-Test (DfT) structure based on a configurable operational amplifier, referred to as a "swap amp" is presented that allows access to embedded analogue blocks. The structure has minimal impact on circuit performance and has been evaluated on a custom designed Phase Locked Loo...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 33 |
|---|---|
| container_issue | |
| container_start_page | 24 |
| container_title | |
| container_volume | |
| creator | Bratt, A.H. Richardson, A.M.D. Harvey, R.J.A. Dorey, A.P. |
| description | A new Design-for-Test (DfT) structure based on a configurable operational amplifier, referred to as a "swap amp" is presented that allows access to embedded analogue blocks. The structure has minimal impact on circuit performance and has been evaluated on a custom designed Phase Locked Loop (PLL) structure. A test chip containing faulty and fault free versions of this PLL structure, with and without DfT modifications, has been fabricated and an evaluation of this DfT scheme based on the swap-amp structure carried out. It is shown that for embedded analogue blocks, the DfT strategy can not only improve and simplify analogue and mixed signal IC test, but can also be used for diagnostics.< > |
| doi_str_mv | 10.1109/EDTC.1995.470424 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_470424</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>470424</ieee_id><sourcerecordid>470424</sourcerecordid><originalsourceid>FETCH-LOGICAL-i1294-99fd6a7c91b128d4d88a1c8b8a09d314a085ec3ce5a1ead07b87a033057879b93</originalsourceid><addsrcrecordid>eNotT01rwzAUM4xBt673spP_QDI7tuvnY8m6rRDYpTuXl_gleOSjxAls_34pnS4SAgmJsa0UqZTCvRxeT3kqnTOptkJn-o49CpCws0I5WLFNjN9igTGghHlgxZ57iqHpk3oYk4nixOM0ztU0j8QXiw-XKXQhhr7h2GM7NDMtwvMu_JDn1yS2_Jjza_SJ3dfYRtr885p9vR1O-UdSfL4f832RBJk5nThX-x3ayslSZuC1B0BZQQkonFdSowBDlarIoCT0wpZgUahlrwXrSqfW7PnWG4jofBlDh-Pv-fZX_QFTrksx</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A design-for-test structure for optimising analogue and mixed signal IC test</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Bratt, A.H. ; Richardson, A.M.D. ; Harvey, R.J.A. ; Dorey, A.P.</creator><creatorcontrib>Bratt, A.H. ; Richardson, A.M.D. ; Harvey, R.J.A. ; Dorey, A.P.</creatorcontrib><description>A new Design-for-Test (DfT) structure based on a configurable operational amplifier, referred to as a "swap amp" is presented that allows access to embedded analogue blocks. The structure has minimal impact on circuit performance and has been evaluated on a custom designed Phase Locked Loop (PLL) structure. A test chip containing faulty and fault free versions of this PLL structure, with and without DfT modifications, has been fabricated and an evaluation of this DfT scheme based on the swap-amp structure carried out. It is shown that for embedded analogue blocks, the DfT strategy can not only improve and simplify analogue and mixed signal IC test, but can also be used for diagnostics.< ></description><identifier>ISBN: 0818670398</identifier><identifier>ISBN: 9780818670398</identifier><identifier>DOI: 10.1109/EDTC.1995.470424</identifier><language>eng</language><publisher>IEEE Comput. Soc. Press</publisher><subject>Analog integrated circuits ; Built-in self-test ; Circuit faults ; Circuit testing ; Design for testability ; Design optimization ; Filters ; Integrated circuit testing ; Phase locked loops ; Switches</subject><ispartof>Proceedings the European Design and Test Conference. ED&TC 1995, 1995, p.24-33</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/470424$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/470424$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Bratt, A.H.</creatorcontrib><creatorcontrib>Richardson, A.M.D.</creatorcontrib><creatorcontrib>Harvey, R.J.A.</creatorcontrib><creatorcontrib>Dorey, A.P.</creatorcontrib><title>A design-for-test structure for optimising analogue and mixed signal IC test</title><title>Proceedings the European Design and Test Conference. ED&TC 1995</title><addtitle>EDTC</addtitle><description>A new Design-for-Test (DfT) structure based on a configurable operational amplifier, referred to as a "swap amp" is presented that allows access to embedded analogue blocks. The structure has minimal impact on circuit performance and has been evaluated on a custom designed Phase Locked Loop (PLL) structure. A test chip containing faulty and fault free versions of this PLL structure, with and without DfT modifications, has been fabricated and an evaluation of this DfT scheme based on the swap-amp structure carried out. It is shown that for embedded analogue blocks, the DfT strategy can not only improve and simplify analogue and mixed signal IC test, but can also be used for diagnostics.< ></description><subject>Analog integrated circuits</subject><subject>Built-in self-test</subject><subject>Circuit faults</subject><subject>Circuit testing</subject><subject>Design for testability</subject><subject>Design optimization</subject><subject>Filters</subject><subject>Integrated circuit testing</subject><subject>Phase locked loops</subject><subject>Switches</subject><isbn>0818670398</isbn><isbn>9780818670398</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1995</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotT01rwzAUM4xBt673spP_QDI7tuvnY8m6rRDYpTuXl_gleOSjxAls_34pnS4SAgmJsa0UqZTCvRxeT3kqnTOptkJn-o49CpCws0I5WLFNjN9igTGghHlgxZ57iqHpk3oYk4nixOM0ztU0j8QXiw-XKXQhhr7h2GM7NDMtwvMu_JDn1yS2_Jjza_SJ3dfYRtr885p9vR1O-UdSfL4f832RBJk5nThX-x3ayslSZuC1B0BZQQkonFdSowBDlarIoCT0wpZgUahlrwXrSqfW7PnWG4jofBlDh-Pv-fZX_QFTrksx</recordid><startdate>1995</startdate><enddate>1995</enddate><creator>Bratt, A.H.</creator><creator>Richardson, A.M.D.</creator><creator>Harvey, R.J.A.</creator><creator>Dorey, A.P.</creator><general>IEEE Comput. Soc. Press</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1995</creationdate><title>A design-for-test structure for optimising analogue and mixed signal IC test</title><author>Bratt, A.H. ; Richardson, A.M.D. ; Harvey, R.J.A. ; Dorey, A.P.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i1294-99fd6a7c91b128d4d88a1c8b8a09d314a085ec3ce5a1ead07b87a033057879b93</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1995</creationdate><topic>Analog integrated circuits</topic><topic>Built-in self-test</topic><topic>Circuit faults</topic><topic>Circuit testing</topic><topic>Design for testability</topic><topic>Design optimization</topic><topic>Filters</topic><topic>Integrated circuit testing</topic><topic>Phase locked loops</topic><topic>Switches</topic><toplevel>online_resources</toplevel><creatorcontrib>Bratt, A.H.</creatorcontrib><creatorcontrib>Richardson, A.M.D.</creatorcontrib><creatorcontrib>Harvey, R.J.A.</creatorcontrib><creatorcontrib>Dorey, A.P.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bratt, A.H.</au><au>Richardson, A.M.D.</au><au>Harvey, R.J.A.</au><au>Dorey, A.P.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A design-for-test structure for optimising analogue and mixed signal IC test</atitle><btitle>Proceedings the European Design and Test Conference. ED&TC 1995</btitle><stitle>EDTC</stitle><date>1995</date><risdate>1995</risdate><spage>24</spage><epage>33</epage><pages>24-33</pages><isbn>0818670398</isbn><isbn>9780818670398</isbn><abstract>A new Design-for-Test (DfT) structure based on a configurable operational amplifier, referred to as a "swap amp" is presented that allows access to embedded analogue blocks. The structure has minimal impact on circuit performance and has been evaluated on a custom designed Phase Locked Loop (PLL) structure. A test chip containing faulty and fault free versions of this PLL structure, with and without DfT modifications, has been fabricated and an evaluation of this DfT scheme based on the swap-amp structure carried out. It is shown that for embedded analogue blocks, the DfT strategy can not only improve and simplify analogue and mixed signal IC test, but can also be used for diagnostics.< ></abstract><pub>IEEE Comput. Soc. Press</pub><doi>10.1109/EDTC.1995.470424</doi><tpages>10</tpages><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 0818670398 |
| ispartof | Proceedings the European Design and Test Conference. ED&TC 1995, 1995, p.24-33 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_470424 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Analog integrated circuits Built-in self-test Circuit faults Circuit testing Design for testability Design optimization Filters Integrated circuit testing Phase locked loops Switches |
| title | A design-for-test structure for optimising analogue and mixed signal IC test |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T18%3A36%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20design-for-test%20structure%20for%20optimising%20analogue%20and%20mixed%20signal%20IC%20test&rft.btitle=Proceedings%20the%20European%20Design%20and%20Test%20Conference.%20ED&TC%201995&rft.au=Bratt,%20A.H.&rft.date=1995&rft.spage=24&rft.epage=33&rft.pages=24-33&rft.isbn=0818670398&rft.isbn_list=9780818670398&rft_id=info:doi/10.1109/EDTC.1995.470424&rft_dat=%3Cieee_6IE%3E470424%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=470424&rfr_iscdi=true |