A 36V precision programmable gain amplifier with CMRR exceeding 120dB in all gains

A 36V precision programmable gain amplifier with CMRR exceeding 120dB in all gains

A 36 V programmable gain amplifier (PGA) is presented with sub -20 muV offset and CMRR exceeding 120 dB in all gains. It is the first 36 V capable precision PGA that is implemented in a high-voltage CMOS process, allowing for several important additional functions, such as the detection of input and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Schaffer, V., Snoeij, M.F., Ivanov, M.V.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Choppers
Circuit faults
CMOS process
CMOS technology
Electronics packaging
Fault detection
Instruments
Intelligent sensors
Switches
Voltage
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 313
container_issue
container_start_page 310
container_title
container_volume
creator Schaffer, V.
Snoeij, M.F.
Ivanov, M.V.
description A 36 V programmable gain amplifier (PGA) is presented with sub -20 muV offset and CMRR exceeding 120 dB in all gains. It is the first 36 V capable precision PGA that is implemented in a high-voltage CMOS process, allowing for several important additional functions, such as the detection of input and output fault conditions and an input switch network. This switch network in addition to acting as a 2-channel multiplexer also allows for various system-level diagnostic features. All opamps used in the PGA use chopper stabilization with a notch filter that removes chopping glitches, leading to very low offset for all gains and low 1/f noise. The input referred offset voltage is below 20 muV (G=128). The PGA is implemented in a 0.35 um CMOS process with a 36 V extension, and has a total quiescent current of 2.7 mA.
doi_str_mv 10.1109/ESSCIRC.2008.4681854
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4681854</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4681854</ieee_id><sourcerecordid>4681854</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-de458d5fd616e8142aedb318d0d953276e6dfba15d172b76bfa14e80e3bf3a193</originalsourceid><addsrcrecordid>eNpVUMtOwzAQNC-JqPQL4OAfSPB6bcc5lqhApSKkFLhWTr0uRklaJZWAv6eFXpjLrDSj0ewwdgMiAxDF7XSxKGdVmUkhbKaMBavVCRsXuQUllZJopDhliTQKU0Aozv5pgOcsgQJFai3iJRsPw4fYQ2lEgIRVE47mjW97WsUhbrr9tVn3rm1d3RBfu9hx126bGCL1_DPu3nn5VFWcvlZEPnZrDlL4O36wNc2vf7hiF8E1A42PPGKv99OX8jGdPz_Mysk8jZDrXepJaet18AYMHfo68jWC9cIXGmVuyPhQO9Aeclnnpg4OFFlBWAd0-5dG7PovNxLRctvH1vXfy-NC-AM8cVSt</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A 36V precision programmable gain amplifier with CMRR exceeding 120dB in all gains</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Schaffer, V. ; Snoeij, M.F. ; Ivanov, M.V.</creator><creatorcontrib>Schaffer, V. ; Snoeij, M.F. ; Ivanov, M.V.</creatorcontrib><description>A 36 V programmable gain amplifier (PGA) is presented with sub -20 muV offset and CMRR exceeding 120 dB in all gains. It is the first 36 V capable precision PGA that is implemented in a high-voltage CMOS process, allowing for several important additional functions, such as the detection of input and output fault conditions and an input switch network. This switch network in addition to acting as a 2-channel multiplexer also allows for various system-level diagnostic features. All opamps used in the PGA use chopper stabilization with a notch filter that removes chopping glitches, leading to very low offset for all gains and low 1/f noise. The input referred offset voltage is below 20 muV (G=128). The PGA is implemented in a 0.35 um CMOS process with a 36 V extension, and has a total quiescent current of 2.7 mA.</description><identifier>ISSN: 1930-8833</identifier><identifier>ISBN: 9781424423613</identifier><identifier>ISBN: 1424423619</identifier><identifier>EISSN: 2643-1319</identifier><identifier>EISBN: 9781424423620</identifier><identifier>EISBN: 1424423627</identifier><identifier>DOI: 10.1109/ESSCIRC.2008.4681854</identifier><language>eng</language><publisher>IEEE</publisher><subject>Choppers ; Circuit faults ; CMOS process ; CMOS technology ; Electronics packaging ; Fault detection ; Instruments ; Intelligent sensors ; Switches ; Voltage</subject><ispartof>ESSCIRC 2008 - 34th European Solid-State Circuits Conference, 2008, p.310-313</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4681854$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4681854$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Schaffer, V.</creatorcontrib><creatorcontrib>Snoeij, M.F.</creatorcontrib><creatorcontrib>Ivanov, M.V.</creatorcontrib><title>A 36V precision programmable gain amplifier with CMRR exceeding 120dB in all gains</title><title>ESSCIRC 2008 - 34th European Solid-State Circuits Conference</title><addtitle>ESSCIRC</addtitle><description>A 36 V programmable gain amplifier (PGA) is presented with sub -20 muV offset and CMRR exceeding 120 dB in all gains. It is the first 36 V capable precision PGA that is implemented in a high-voltage CMOS process, allowing for several important additional functions, such as the detection of input and output fault conditions and an input switch network. This switch network in addition to acting as a 2-channel multiplexer also allows for various system-level diagnostic features. All opamps used in the PGA use chopper stabilization with a notch filter that removes chopping glitches, leading to very low offset for all gains and low 1/f noise. The input referred offset voltage is below 20 muV (G=128). The PGA is implemented in a 0.35 um CMOS process with a 36 V extension, and has a total quiescent current of 2.7 mA.</description><subject>Choppers</subject><subject>Circuit faults</subject><subject>CMOS process</subject><subject>CMOS technology</subject><subject>Electronics packaging</subject><subject>Fault detection</subject><subject>Instruments</subject><subject>Intelligent sensors</subject><subject>Switches</subject><subject>Voltage</subject><issn>1930-8833</issn><issn>2643-1319</issn><isbn>9781424423613</isbn><isbn>1424423619</isbn><isbn>9781424423620</isbn><isbn>1424423627</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpVUMtOwzAQNC-JqPQL4OAfSPB6bcc5lqhApSKkFLhWTr0uRklaJZWAv6eFXpjLrDSj0ewwdgMiAxDF7XSxKGdVmUkhbKaMBavVCRsXuQUllZJopDhliTQKU0Aozv5pgOcsgQJFai3iJRsPw4fYQ2lEgIRVE47mjW97WsUhbrr9tVn3rm1d3RBfu9hx126bGCL1_DPu3nn5VFWcvlZEPnZrDlL4O36wNc2vf7hiF8E1A42PPGKv99OX8jGdPz_Mysk8jZDrXepJaet18AYMHfo68jWC9cIXGmVuyPhQO9Aeclnnpg4OFFlBWAd0-5dG7PovNxLRctvH1vXfy-NC-AM8cVSt</recordid><startdate>200809</startdate><enddate>200809</enddate><creator>Schaffer, V.</creator><creator>Snoeij, M.F.</creator><creator>Ivanov, M.V.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200809</creationdate><title>A 36V precision programmable gain amplifier with CMRR exceeding 120dB in all gains</title><author>Schaffer, V. ; Snoeij, M.F. ; Ivanov, M.V.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-de458d5fd616e8142aedb318d0d953276e6dfba15d172b76bfa14e80e3bf3a193</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Choppers</topic><topic>Circuit faults</topic><topic>CMOS process</topic><topic>CMOS technology</topic><topic>Electronics packaging</topic><topic>Fault detection</topic><topic>Instruments</topic><topic>Intelligent sensors</topic><topic>Switches</topic><topic>Voltage</topic><toplevel>online_resources</toplevel><creatorcontrib>Schaffer, V.</creatorcontrib><creatorcontrib>Snoeij, M.F.</creatorcontrib><creatorcontrib>Ivanov, M.V.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Schaffer, V.</au><au>Snoeij, M.F.</au><au>Ivanov, M.V.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A 36V precision programmable gain amplifier with CMRR exceeding 120dB in all gains</atitle><btitle>ESSCIRC 2008 - 34th European Solid-State Circuits Conference</btitle><stitle>ESSCIRC</stitle><date>2008-09</date><risdate>2008</risdate><spage>310</spage><epage>313</epage><pages>310-313</pages><issn>1930-8833</issn><eissn>2643-1319</eissn><isbn>9781424423613</isbn><isbn>1424423619</isbn><eisbn>9781424423620</eisbn><eisbn>1424423627</eisbn><abstract>A 36 V programmable gain amplifier (PGA) is presented with sub -20 muV offset and CMRR exceeding 120 dB in all gains. It is the first 36 V capable precision PGA that is implemented in a high-voltage CMOS process, allowing for several important additional functions, such as the detection of input and output fault conditions and an input switch network. This switch network in addition to acting as a 2-channel multiplexer also allows for various system-level diagnostic features. All opamps used in the PGA use chopper stabilization with a notch filter that removes chopping glitches, leading to very low offset for all gains and low 1/f noise. The input referred offset voltage is below 20 muV (G=128). The PGA is implemented in a 0.35 um CMOS process with a 36 V extension, and has a total quiescent current of 2.7 mA.</abstract><pub>IEEE</pub><doi>10.1109/ESSCIRC.2008.4681854</doi><tpages>4</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1930-8833
ispartof ESSCIRC 2008 - 34th European Solid-State Circuits Conference, 2008, p.310-313
issn 1930-8833
2643-1319
language eng
recordid cdi_ieee_primary_4681854
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Choppers
Circuit faults
CMOS process
CMOS technology
Electronics packaging
Fault detection
Instruments
Intelligent sensors
Switches
Voltage
title A 36V precision programmable gain amplifier with CMRR exceeding 120dB in all gains
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T16%3A33%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%2036V%20precision%20programmable%20gain%20amplifier%20with%20CMRR%20exceeding%20120dB%20in%20all%20gains&rft.btitle=ESSCIRC%202008%20-%2034th%20European%20Solid-State%20Circuits%20Conference&rft.au=Schaffer,%20V.&rft.date=2008-09&rft.spage=310&rft.epage=313&rft.pages=310-313&rft.issn=1930-8833&rft.eissn=2643-1319&rft.isbn=9781424423613&rft.isbn_list=1424423619&rft_id=info:doi/10.1109/ESSCIRC.2008.4681854&rft_dat=%3Cieee_6IE%3E4681854%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781424423620&rft.eisbn_list=1424423627&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4681854&rfr_iscdi=true