Routing for chip-package-board co-design considering differential pairs
Nanometer effects have complicated the designs of chips as well as packages and printed circuit boards (PCBpsilas). In order to improve the performance, convergence, and signal integrity of the design, chip-package-board co-design is strongly recommended by industry. In this paper, we present the fi...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 517 |
---|---|
container_issue | |
container_start_page | 512 |
container_title | |
container_volume | |
creator | Jia-Wei Fang Kuan-Hsien Ho Yao-Wen Chang |
description | Nanometer effects have complicated the designs of chips as well as packages and printed circuit boards (PCBpsilas). In order to improve the performance, convergence, and signal integrity of the design, chip-package-board co-design is strongly recommended by industry. In this paper, we present the first routing algorithm in the literature for chip-package-board co-design with differential-pair considerations. Our algorithm is based on linear programming and integer linear programming and guarantees to find an optimal solution for the addressed problem. It first creates global-routing paths among chips, packages, and a PCB. Without loss of the solution optimality, our routing formulation can reduce the numbers of integer variables (constraints) by 95% (99%) on average. Then, any-angle routing is applied to complete the routing. Experimental results based on five real industry designs show that our router can achieve 100% routability and the optimal global-routing wirelength and satisfy all differential-pair constraints, under reasonable CPU times, whereas recent related work results in much inferior solution quality. |
doi_str_mv | 10.1109/ICCAD.2008.4681623 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4681623</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4681623</ieee_id><sourcerecordid>4681623</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-58c689e615fc1240c34abf8f2f9e6fc9ffd0f785724b8f22c3b2a7b4d06df8c23</originalsourceid><addsrcrecordid>eNotkM1OwzAQhM2fRCl9AbjkBVzWazuxj1UopVIlJNQDt8qxvcVQksgpB96eIHqa0XyjOQxjdwLmQoB9WNf14nGOAGauSiNKlGdsZisjFCqFBkGfs4nQ2nBUUl2wmxMQ9u1yBGCRS6Hxms2G4QMAhKgQqnLCVq_d9zG1-4K6XPj31PPe-U-3j7zpXA6F73iIQ9q3o2uHFGL-K4dEFHNsj8kdit6lPNyyK3KHIc5OOmXbp-W2fuabl9W6Xmx4snDk2vjS2FgKTV6gAi-Va8gQ0hiSt0QBqDK6QtWMKXrZoKsaFaAMZDzKKbv_n00xxl2f05fLP7vTJfIXwjdRiw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Routing for chip-package-board co-design considering differential pairs</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Jia-Wei Fang ; Kuan-Hsien Ho ; Yao-Wen Chang</creator><creatorcontrib>Jia-Wei Fang ; Kuan-Hsien Ho ; Yao-Wen Chang</creatorcontrib><description>Nanometer effects have complicated the designs of chips as well as packages and printed circuit boards (PCBpsilas). In order to improve the performance, convergence, and signal integrity of the design, chip-package-board co-design is strongly recommended by industry. In this paper, we present the first routing algorithm in the literature for chip-package-board co-design with differential-pair considerations. Our algorithm is based on linear programming and integer linear programming and guarantees to find an optimal solution for the addressed problem. It first creates global-routing paths among chips, packages, and a PCB. Without loss of the solution optimality, our routing formulation can reduce the numbers of integer variables (constraints) by 95% (99%) on average. Then, any-angle routing is applied to complete the routing. Experimental results based on five real industry designs show that our router can achieve 100% routability and the optimal global-routing wirelength and satisfy all differential-pair constraints, under reasonable CPU times, whereas recent related work results in much inferior solution quality.</description><identifier>ISSN: 1092-3152</identifier><identifier>ISBN: 142442819X</identifier><identifier>ISBN: 9781424428199</identifier><identifier>EISSN: 1558-2434</identifier><identifier>EISBN: 9781424428205</identifier><identifier>EISBN: 1424428203</identifier><identifier>DOI: 10.1109/ICCAD.2008.4681623</identifier><language>eng</language><publisher>IEEE</publisher><subject>Electromagnetic interference ; Electronics packaging ; Fingers ; Integer linear programming ; Linear programming ; Noise cancellation ; Printed circuits ; Routing ; Signal design ; Wire</subject><ispartof>2008 IEEE/ACM International Conference on Computer-Aided Design, 2008, p.512-517</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4681623$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,27904,54898</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4681623$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Jia-Wei Fang</creatorcontrib><creatorcontrib>Kuan-Hsien Ho</creatorcontrib><creatorcontrib>Yao-Wen Chang</creatorcontrib><title>Routing for chip-package-board co-design considering differential pairs</title><title>2008 IEEE/ACM International Conference on Computer-Aided Design</title><addtitle>ICCAD</addtitle><description>Nanometer effects have complicated the designs of chips as well as packages and printed circuit boards (PCBpsilas). In order to improve the performance, convergence, and signal integrity of the design, chip-package-board co-design is strongly recommended by industry. In this paper, we present the first routing algorithm in the literature for chip-package-board co-design with differential-pair considerations. Our algorithm is based on linear programming and integer linear programming and guarantees to find an optimal solution for the addressed problem. It first creates global-routing paths among chips, packages, and a PCB. Without loss of the solution optimality, our routing formulation can reduce the numbers of integer variables (constraints) by 95% (99%) on average. Then, any-angle routing is applied to complete the routing. Experimental results based on five real industry designs show that our router can achieve 100% routability and the optimal global-routing wirelength and satisfy all differential-pair constraints, under reasonable CPU times, whereas recent related work results in much inferior solution quality.</description><subject>Electromagnetic interference</subject><subject>Electronics packaging</subject><subject>Fingers</subject><subject>Integer linear programming</subject><subject>Linear programming</subject><subject>Noise cancellation</subject><subject>Printed circuits</subject><subject>Routing</subject><subject>Signal design</subject><subject>Wire</subject><issn>1092-3152</issn><issn>1558-2434</issn><isbn>142442819X</isbn><isbn>9781424428199</isbn><isbn>9781424428205</isbn><isbn>1424428203</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotkM1OwzAQhM2fRCl9AbjkBVzWazuxj1UopVIlJNQDt8qxvcVQksgpB96eIHqa0XyjOQxjdwLmQoB9WNf14nGOAGauSiNKlGdsZisjFCqFBkGfs4nQ2nBUUl2wmxMQ9u1yBGCRS6Hxms2G4QMAhKgQqnLCVq_d9zG1-4K6XPj31PPe-U-3j7zpXA6F73iIQ9q3o2uHFGL-K4dEFHNsj8kdit6lPNyyK3KHIc5OOmXbp-W2fuabl9W6Xmx4snDk2vjS2FgKTV6gAi-Va8gQ0hiSt0QBqDK6QtWMKXrZoKsaFaAMZDzKKbv_n00xxl2f05fLP7vTJfIXwjdRiw</recordid><startdate>200811</startdate><enddate>200811</enddate><creator>Jia-Wei Fang</creator><creator>Kuan-Hsien Ho</creator><creator>Yao-Wen Chang</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>200811</creationdate><title>Routing for chip-package-board co-design considering differential pairs</title><author>Jia-Wei Fang ; Kuan-Hsien Ho ; Yao-Wen Chang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-58c689e615fc1240c34abf8f2f9e6fc9ffd0f785724b8f22c3b2a7b4d06df8c23</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Electromagnetic interference</topic><topic>Electronics packaging</topic><topic>Fingers</topic><topic>Integer linear programming</topic><topic>Linear programming</topic><topic>Noise cancellation</topic><topic>Printed circuits</topic><topic>Routing</topic><topic>Signal design</topic><topic>Wire</topic><toplevel>online_resources</toplevel><creatorcontrib>Jia-Wei Fang</creatorcontrib><creatorcontrib>Kuan-Hsien Ho</creatorcontrib><creatorcontrib>Yao-Wen Chang</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jia-Wei Fang</au><au>Kuan-Hsien Ho</au><au>Yao-Wen Chang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Routing for chip-package-board co-design considering differential pairs</atitle><btitle>2008 IEEE/ACM International Conference on Computer-Aided Design</btitle><stitle>ICCAD</stitle><date>2008-11</date><risdate>2008</risdate><spage>512</spage><epage>517</epage><pages>512-517</pages><issn>1092-3152</issn><eissn>1558-2434</eissn><isbn>142442819X</isbn><isbn>9781424428199</isbn><eisbn>9781424428205</eisbn><eisbn>1424428203</eisbn><abstract>Nanometer effects have complicated the designs of chips as well as packages and printed circuit boards (PCBpsilas). In order to improve the performance, convergence, and signal integrity of the design, chip-package-board co-design is strongly recommended by industry. In this paper, we present the first routing algorithm in the literature for chip-package-board co-design with differential-pair considerations. Our algorithm is based on linear programming and integer linear programming and guarantees to find an optimal solution for the addressed problem. It first creates global-routing paths among chips, packages, and a PCB. Without loss of the solution optimality, our routing formulation can reduce the numbers of integer variables (constraints) by 95% (99%) on average. Then, any-angle routing is applied to complete the routing. Experimental results based on five real industry designs show that our router can achieve 100% routability and the optimal global-routing wirelength and satisfy all differential-pair constraints, under reasonable CPU times, whereas recent related work results in much inferior solution quality.</abstract><pub>IEEE</pub><doi>10.1109/ICCAD.2008.4681623</doi><tpages>6</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1092-3152 |
ispartof | 2008 IEEE/ACM International Conference on Computer-Aided Design, 2008, p.512-517 |
issn | 1092-3152 1558-2434 |
language | eng |
recordid | cdi_ieee_primary_4681623 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Electromagnetic interference Electronics packaging Fingers Integer linear programming Linear programming Noise cancellation Printed circuits Routing Signal design Wire |
title | Routing for chip-package-board co-design considering differential pairs |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T04%3A29%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Routing%20for%20chip-package-board%20co-design%20considering%20differential%20pairs&rft.btitle=2008%20IEEE/ACM%20International%20Conference%20on%20Computer-Aided%20Design&rft.au=Jia-Wei%20Fang&rft.date=2008-11&rft.spage=512&rft.epage=517&rft.pages=512-517&rft.issn=1092-3152&rft.eissn=1558-2434&rft.isbn=142442819X&rft.isbn_list=9781424428199&rft_id=info:doi/10.1109/ICCAD.2008.4681623&rft_dat=%3Cieee_6IE%3E4681623%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781424428205&rft.eisbn_list=1424428203&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4681623&rfr_iscdi=true |