An FPGA-based digital class-D amplifier using short word-length

An FPGA-based digital class-D amplifier using short word-length

A digital Class-D amplifier based on single-bit processing to be implemented on a field programmable gate array (FPGA) is presented. The main focus of this design is the reduction of noise, a drawback of Class-D amplifiers, by exploring the noise-shaping characteristics of sigma-delta modulation (SD...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Thakkar, D., Lethbridge, G., Targownik, T., Ling, A., Sadik, A.Z., Beckett, P., Hussain, Z.M.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Class-D
Delta-sigma modulation
Digital signal processing
Field programmable gate arrays
FPGA
Multi-stage noise shaping
Noise reduction
Noise shaping
Pulse amplifiers
Pulse width modulation
Quantization
Sigma-Delta Modulation
Space vector pulse width modulation
VHDL
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A digital Class-D amplifier based on single-bit processing to be implemented on a field programmable gate array (FPGA) is presented. The main focus of this design is the reduction of noise, a drawback of Class-D amplifiers, by exploring the noise-shaping characteristics of sigma-delta modulation (SDM). The audio signal is retained in the digital single-bit domain until the final stage of the amplifier, thus avoiding quantization noise due to conversion. This paper focuses on the SDM and digital signal processing (DSP) components of the design to be implemented on the FPGA.
DOI:10.1109/ATNAC.2007.4665278