A split node cache scheme for fast ray tracing
We propose a node cache scheme for efficient ray tracing hardware. The scheme uses an aspect that traversing high-level nodes have more locality. In this method, a node cache is split into a high-level node cache and a low-level node cache. The data of the high-level nodes is retained during one fra...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 186 |
|---|---|
| container_issue | |
| container_start_page | 186 |
| container_title | |
| container_volume | |
| creator | Jae-ho Nah Jin-suk Heo Woo-chan Park Tack-don Han |
| description | We propose a node cache scheme for efficient ray tracing hardware. The scheme uses an aspect that traversing high-level nodes have more locality. In this method, a node cache is split into a high-level node cache and a low-level node cache. The data of the high-level nodes is retained during one frame. In addition, this scheme has a hybrid tree layout. That is, the high-level nodes are represented to the breath-first layout for a division of nodes, and the low-level nodes are represented to the depth-first layout for an effective use of locality. Simulation results show the reduction in cache miss ratio up to around three percent. |
| doi_str_mv | 10.1109/RT.2008.4634649 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4634649</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4634649</ieee_id><sourcerecordid>4634649</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-278777ece8b4c1d9766f8d7765672782e9825fea3ae4ad7d59df744c15c3d14a3</originalsourceid><addsrcrecordid>eNotj0tLQzEUhANSUOtdu3CTP3CveZzkJMtSfBQKgtR1icmJRvoiuZv-e6_YWcwsvmFgGLuXYpBS-Mf3zaCEcANYDRb8Fes8OgkKQCFIPWO3f9gLq527Zl1rP2ISGK083rBhwdtpV0Z-OCbiMcRv4m2yPfF8rDyHNvIaznysIZbD1x2b5bBr1F1yzj6enzbL13799rJaLtZ9kWjGXqFDRIrkPiHK5NHa7BKiNRYnpsg7ZTIFHQhCwmR8yghT1USdJAQ9Zw__u4WItqda9qGet5eL-hfIr0Jp</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A split node cache scheme for fast ray tracing</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Jae-ho Nah ; Jin-suk Heo ; Woo-chan Park ; Tack-don Han</creator><creatorcontrib>Jae-ho Nah ; Jin-suk Heo ; Woo-chan Park ; Tack-don Han</creatorcontrib><description>We propose a node cache scheme for efficient ray tracing hardware. The scheme uses an aspect that traversing high-level nodes have more locality. In this method, a node cache is split into a high-level node cache and a low-level node cache. The data of the high-level nodes is retained during one frame. In addition, this scheme has a hybrid tree layout. That is, the high-level nodes are represented to the breath-first layout for a division of nodes, and the low-level nodes are represented to the depth-first layout for an effective use of locality. Simulation results show the reduction in cache miss ratio up to around three percent.</description><identifier>ISBN: 9781424427413</identifier><identifier>ISBN: 142442741X</identifier><identifier>DOI: 10.1109/RT.2008.4634649</identifier><identifier>LCCN: 2008906388</identifier><language>eng</language><publisher>IEEE</publisher><subject>cache scheme ; Hardware ; I.3.1 [Hardware Architecture]: Graphics processors ; Indexes ; Layout ; Memory management ; Pediatrics ; Ray tracing ; Simulation</subject><ispartof>2008 IEEE Symposium on Interactive Ray Tracing, 2008, p.186-186</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4634649$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,27924,54919</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4634649$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Jae-ho Nah</creatorcontrib><creatorcontrib>Jin-suk Heo</creatorcontrib><creatorcontrib>Woo-chan Park</creatorcontrib><creatorcontrib>Tack-don Han</creatorcontrib><title>A split node cache scheme for fast ray tracing</title><title>2008 IEEE Symposium on Interactive Ray Tracing</title><addtitle>RT</addtitle><description>We propose a node cache scheme for efficient ray tracing hardware. The scheme uses an aspect that traversing high-level nodes have more locality. In this method, a node cache is split into a high-level node cache and a low-level node cache. The data of the high-level nodes is retained during one frame. In addition, this scheme has a hybrid tree layout. That is, the high-level nodes are represented to the breath-first layout for a division of nodes, and the low-level nodes are represented to the depth-first layout for an effective use of locality. Simulation results show the reduction in cache miss ratio up to around three percent.</description><subject>cache scheme</subject><subject>Hardware</subject><subject>I.3.1 [Hardware Architecture]: Graphics processors</subject><subject>Indexes</subject><subject>Layout</subject><subject>Memory management</subject><subject>Pediatrics</subject><subject>Ray tracing</subject><subject>Simulation</subject><isbn>9781424427413</isbn><isbn>142442741X</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNotj0tLQzEUhANSUOtdu3CTP3CveZzkJMtSfBQKgtR1icmJRvoiuZv-e6_YWcwsvmFgGLuXYpBS-Mf3zaCEcANYDRb8Fes8OgkKQCFIPWO3f9gLq527Zl1rP2ISGK083rBhwdtpV0Z-OCbiMcRv4m2yPfF8rDyHNvIaznysIZbD1x2b5bBr1F1yzj6enzbL13799rJaLtZ9kWjGXqFDRIrkPiHK5NHa7BKiNRYnpsg7ZTIFHQhCwmR8yghT1USdJAQ9Zw__u4WItqda9qGet5eL-hfIr0Jp</recordid><startdate>200808</startdate><enddate>200808</enddate><creator>Jae-ho Nah</creator><creator>Jin-suk Heo</creator><creator>Woo-chan Park</creator><creator>Tack-don Han</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200808</creationdate><title>A split node cache scheme for fast ray tracing</title><author>Jae-ho Nah ; Jin-suk Heo ; Woo-chan Park ; Tack-don Han</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-278777ece8b4c1d9766f8d7765672782e9825fea3ae4ad7d59df744c15c3d14a3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>cache scheme</topic><topic>Hardware</topic><topic>I.3.1 [Hardware Architecture]: Graphics processors</topic><topic>Indexes</topic><topic>Layout</topic><topic>Memory management</topic><topic>Pediatrics</topic><topic>Ray tracing</topic><topic>Simulation</topic><toplevel>online_resources</toplevel><creatorcontrib>Jae-ho Nah</creatorcontrib><creatorcontrib>Jin-suk Heo</creatorcontrib><creatorcontrib>Woo-chan Park</creatorcontrib><creatorcontrib>Tack-don Han</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jae-ho Nah</au><au>Jin-suk Heo</au><au>Woo-chan Park</au><au>Tack-don Han</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A split node cache scheme for fast ray tracing</atitle><btitle>2008 IEEE Symposium on Interactive Ray Tracing</btitle><stitle>RT</stitle><date>2008-08</date><risdate>2008</risdate><spage>186</spage><epage>186</epage><pages>186-186</pages><isbn>9781424427413</isbn><isbn>142442741X</isbn><abstract>We propose a node cache scheme for efficient ray tracing hardware. The scheme uses an aspect that traversing high-level nodes have more locality. In this method, a node cache is split into a high-level node cache and a low-level node cache. The data of the high-level nodes is retained during one frame. In addition, this scheme has a hybrid tree layout. That is, the high-level nodes are represented to the breath-first layout for a division of nodes, and the low-level nodes are represented to the depth-first layout for an effective use of locality. Simulation results show the reduction in cache miss ratio up to around three percent.</abstract><pub>IEEE</pub><doi>10.1109/RT.2008.4634649</doi><tpages>1</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISBN: 9781424427413 |
| ispartof | 2008 IEEE Symposium on Interactive Ray Tracing, 2008, p.186-186 |
| issn | |
| language | eng |
| recordid | cdi_ieee_primary_4634649 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | cache scheme Hardware I.3.1 [Hardware Architecture]: Graphics processors Indexes Layout Memory management Pediatrics Ray tracing Simulation |
| title | A split node cache scheme for fast ray tracing |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T06%3A44%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20split%20node%20cache%20scheme%20for%20fast%20ray%20tracing&rft.btitle=2008%20IEEE%20Symposium%20on%20Interactive%20Ray%20Tracing&rft.au=Jae-ho%20Nah&rft.date=2008-08&rft.spage=186&rft.epage=186&rft.pages=186-186&rft.isbn=9781424427413&rft.isbn_list=142442741X&rft_id=info:doi/10.1109/RT.2008.4634649&rft_dat=%3Cieee_6IE%3E4634649%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4634649&rfr_iscdi=true |