A single SiGe chip fractional-N 275 MHz - 20 GHz PLL with integrated 20 GHz VCO
Broad band satellite communication makes high demands on linear low phase noise signals. One example is HDTV. For this application converters are required (e.g. from 30 GHz to 20 GHz), which themselves require very low phase noise programmable synthesizers (LO). Most satellite companies today derive...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 358 |
|---|---|
| container_issue | |
| container_start_page | 355 |
| container_title | |
| container_volume | |
| creator | Follmann, R. Kother, D. Kohl, T. Engels, M. Podrebersek, T. Heyer, V. Schmalz, K. Herzel, F. Winkler, W. Osmany, S. Jagdhold, U. |
| description | Broad band satellite communication makes high demands on linear low phase noise signals. One example is HDTV. For this application converters are required (e.g. from 30 GHz to 20 GHz), which themselves require very low phase noise programmable synthesizers (LO). Most satellite companies today derive their 10 GHz LOs from multiplying a 100 MHz crystal oscillator again and again. Due to the arising sub-harmonics excessive filtering is required. Thus, today's satellite LOs are large and quite heavy in weight. In this paper we demonstrate a single chip SiGe integrated fractional-N PLL, which can either be used with the internal integrated VCO between 18.5 and 20.0 GHz or with any external VCO between 275 MHz...20 GHz. The LO presented fulfills the high demands on phase noise for satellite applications. Furthermore, first radiation hardness steps such as triple model redundancy have already been implemented. |
| doi_str_mv | 10.1109/MWSYM.2008.4633176 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4633176</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4633176</ieee_id><sourcerecordid>4633176</sourcerecordid><originalsourceid>FETCH-ieee_primary_46331763</originalsourceid><addsrcrecordid>eNp9j8tOwkAUQC8KiUX4AdzcH5hy73Qe7dIQhQUVEozKikxggCGlkraJ0a8XE9i6Oic5qwMwYIqZKRvm74tlHkuiNFYmSdiaFvQzm7KSSvGZdAOR1NYIK9ncQvcaSLchIlaZMEp_dCCy9s9Y6jvo1vWBiHTKJoLZI9ah3BUeF2Hscb0PJ9xWbt2Ez9IV4gWl1ZhPflCgJByfZT6d4ldo9hjKxu8q1_jNNb2NZj3obF1R-_6F9_Dw_PQ6mojgvV-dqnB01ffqMpP8X38BcdpBzg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A single SiGe chip fractional-N 275 MHz - 20 GHz PLL with integrated 20 GHz VCO</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Follmann, R. ; Kother, D. ; Kohl, T. ; Engels, M. ; Podrebersek, T. ; Heyer, V. ; Schmalz, K. ; Herzel, F. ; Winkler, W. ; Osmany, S. ; Jagdhold, U.</creator><creatorcontrib>Follmann, R. ; Kother, D. ; Kohl, T. ; Engels, M. ; Podrebersek, T. ; Heyer, V. ; Schmalz, K. ; Herzel, F. ; Winkler, W. ; Osmany, S. ; Jagdhold, U.</creatorcontrib><description>Broad band satellite communication makes high demands on linear low phase noise signals. One example is HDTV. For this application converters are required (e.g. from 30 GHz to 20 GHz), which themselves require very low phase noise programmable synthesizers (LO). Most satellite companies today derive their 10 GHz LOs from multiplying a 100 MHz crystal oscillator again and again. Due to the arising sub-harmonics excessive filtering is required. Thus, today's satellite LOs are large and quite heavy in weight. In this paper we demonstrate a single chip SiGe integrated fractional-N PLL, which can either be used with the internal integrated VCO between 18.5 and 20.0 GHz or with any external VCO between 275 MHz...20 GHz. The LO presented fulfills the high demands on phase noise for satellite applications. Furthermore, first radiation hardness steps such as triple model redundancy have already been implemented.</description><identifier>ISSN: 0149-645X</identifier><identifier>ISBN: 1424417805</identifier><identifier>ISBN: 9781424417803</identifier><identifier>EISSN: 2576-7216</identifier><identifier>EISBN: 9781424417810</identifier><identifier>EISBN: 1424417813</identifier><identifier>DOI: 10.1109/MWSYM.2008.4633176</identifier><identifier>LCCN: 77-645125</identifier><language>eng</language><publisher>IEEE</publisher><subject>CMOS ; Connectors ; downconverter ; mixed signal ; Phase locked loops ; Phase noise ; PLL ; Radiation detectors ; satellite applications ; Satellites ; SiGe ; Silicon germanium ; synthesizer ; VCO ; Voltage-controlled oscillators</subject><ispartof>2008 IEEE MTT-S International Microwave Symposium Digest, 2008, p.355-358</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4633176$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4633176$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Follmann, R.</creatorcontrib><creatorcontrib>Kother, D.</creatorcontrib><creatorcontrib>Kohl, T.</creatorcontrib><creatorcontrib>Engels, M.</creatorcontrib><creatorcontrib>Podrebersek, T.</creatorcontrib><creatorcontrib>Heyer, V.</creatorcontrib><creatorcontrib>Schmalz, K.</creatorcontrib><creatorcontrib>Herzel, F.</creatorcontrib><creatorcontrib>Winkler, W.</creatorcontrib><creatorcontrib>Osmany, S.</creatorcontrib><creatorcontrib>Jagdhold, U.</creatorcontrib><title>A single SiGe chip fractional-N 275 MHz - 20 GHz PLL with integrated 20 GHz VCO</title><title>2008 IEEE MTT-S International Microwave Symposium Digest</title><addtitle>MWSYM</addtitle><description>Broad band satellite communication makes high demands on linear low phase noise signals. One example is HDTV. For this application converters are required (e.g. from 30 GHz to 20 GHz), which themselves require very low phase noise programmable synthesizers (LO). Most satellite companies today derive their 10 GHz LOs from multiplying a 100 MHz crystal oscillator again and again. Due to the arising sub-harmonics excessive filtering is required. Thus, today's satellite LOs are large and quite heavy in weight. In this paper we demonstrate a single chip SiGe integrated fractional-N PLL, which can either be used with the internal integrated VCO between 18.5 and 20.0 GHz or with any external VCO between 275 MHz...20 GHz. The LO presented fulfills the high demands on phase noise for satellite applications. Furthermore, first radiation hardness steps such as triple model redundancy have already been implemented.</description><subject>CMOS</subject><subject>Connectors</subject><subject>downconverter</subject><subject>mixed signal</subject><subject>Phase locked loops</subject><subject>Phase noise</subject><subject>PLL</subject><subject>Radiation detectors</subject><subject>satellite applications</subject><subject>Satellites</subject><subject>SiGe</subject><subject>Silicon germanium</subject><subject>synthesizer</subject><subject>VCO</subject><subject>Voltage-controlled oscillators</subject><issn>0149-645X</issn><issn>2576-7216</issn><isbn>1424417805</isbn><isbn>9781424417803</isbn><isbn>9781424417810</isbn><isbn>1424417813</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNp9j8tOwkAUQC8KiUX4AdzcH5hy73Qe7dIQhQUVEozKikxggCGlkraJ0a8XE9i6Oic5qwMwYIqZKRvm74tlHkuiNFYmSdiaFvQzm7KSSvGZdAOR1NYIK9ncQvcaSLchIlaZMEp_dCCy9s9Y6jvo1vWBiHTKJoLZI9ah3BUeF2Hscb0PJ9xWbt2Ez9IV4gWl1ZhPflCgJByfZT6d4ldo9hjKxu8q1_jNNb2NZj3obF1R-_6F9_Dw_PQ6mojgvV-dqnB01ffqMpP8X38BcdpBzg</recordid><startdate>200806</startdate><enddate>200806</enddate><creator>Follmann, R.</creator><creator>Kother, D.</creator><creator>Kohl, T.</creator><creator>Engels, M.</creator><creator>Podrebersek, T.</creator><creator>Heyer, V.</creator><creator>Schmalz, K.</creator><creator>Herzel, F.</creator><creator>Winkler, W.</creator><creator>Osmany, S.</creator><creator>Jagdhold, U.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>200806</creationdate><title>A single SiGe chip fractional-N 275 MHz - 20 GHz PLL with integrated 20 GHz VCO</title><author>Follmann, R. ; Kother, D. ; Kohl, T. ; Engels, M. ; Podrebersek, T. ; Heyer, V. ; Schmalz, K. ; Herzel, F. ; Winkler, W. ; Osmany, S. ; Jagdhold, U.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_46331763</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>CMOS</topic><topic>Connectors</topic><topic>downconverter</topic><topic>mixed signal</topic><topic>Phase locked loops</topic><topic>Phase noise</topic><topic>PLL</topic><topic>Radiation detectors</topic><topic>satellite applications</topic><topic>Satellites</topic><topic>SiGe</topic><topic>Silicon germanium</topic><topic>synthesizer</topic><topic>VCO</topic><topic>Voltage-controlled oscillators</topic><toplevel>online_resources</toplevel><creatorcontrib>Follmann, R.</creatorcontrib><creatorcontrib>Kother, D.</creatorcontrib><creatorcontrib>Kohl, T.</creatorcontrib><creatorcontrib>Engels, M.</creatorcontrib><creatorcontrib>Podrebersek, T.</creatorcontrib><creatorcontrib>Heyer, V.</creatorcontrib><creatorcontrib>Schmalz, K.</creatorcontrib><creatorcontrib>Herzel, F.</creatorcontrib><creatorcontrib>Winkler, W.</creatorcontrib><creatorcontrib>Osmany, S.</creatorcontrib><creatorcontrib>Jagdhold, U.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Follmann, R.</au><au>Kother, D.</au><au>Kohl, T.</au><au>Engels, M.</au><au>Podrebersek, T.</au><au>Heyer, V.</au><au>Schmalz, K.</au><au>Herzel, F.</au><au>Winkler, W.</au><au>Osmany, S.</au><au>Jagdhold, U.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A single SiGe chip fractional-N 275 MHz - 20 GHz PLL with integrated 20 GHz VCO</atitle><btitle>2008 IEEE MTT-S International Microwave Symposium Digest</btitle><stitle>MWSYM</stitle><date>2008-06</date><risdate>2008</risdate><spage>355</spage><epage>358</epage><pages>355-358</pages><issn>0149-645X</issn><eissn>2576-7216</eissn><isbn>1424417805</isbn><isbn>9781424417803</isbn><eisbn>9781424417810</eisbn><eisbn>1424417813</eisbn><abstract>Broad band satellite communication makes high demands on linear low phase noise signals. One example is HDTV. For this application converters are required (e.g. from 30 GHz to 20 GHz), which themselves require very low phase noise programmable synthesizers (LO). Most satellite companies today derive their 10 GHz LOs from multiplying a 100 MHz crystal oscillator again and again. Due to the arising sub-harmonics excessive filtering is required. Thus, today's satellite LOs are large and quite heavy in weight. In this paper we demonstrate a single chip SiGe integrated fractional-N PLL, which can either be used with the internal integrated VCO between 18.5 and 20.0 GHz or with any external VCO between 275 MHz...20 GHz. The LO presented fulfills the high demands on phase noise for satellite applications. Furthermore, first radiation hardness steps such as triple model redundancy have already been implemented.</abstract><pub>IEEE</pub><doi>10.1109/MWSYM.2008.4633176</doi></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0149-645X |
| ispartof | 2008 IEEE MTT-S International Microwave Symposium Digest, 2008, p.355-358 |
| issn | 0149-645X 2576-7216 |
| language | eng |
| recordid | cdi_ieee_primary_4633176 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | CMOS Connectors downconverter mixed signal Phase locked loops Phase noise PLL Radiation detectors satellite applications Satellites SiGe Silicon germanium synthesizer VCO Voltage-controlled oscillators |
| title | A single SiGe chip fractional-N 275 MHz - 20 GHz PLL with integrated 20 GHz VCO |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T20%3A55%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20single%20SiGe%20chip%20fractional-N%20275%20MHz%20-%2020%20GHz%20PLL%20with%20integrated%2020%20GHz%20VCO&rft.btitle=2008%20IEEE%20MTT-S%20International%20Microwave%20Symposium%20Digest&rft.au=Follmann,%20R.&rft.date=2008-06&rft.spage=355&rft.epage=358&rft.pages=355-358&rft.issn=0149-645X&rft.eissn=2576-7216&rft.isbn=1424417805&rft.isbn_list=9781424417803&rft_id=info:doi/10.1109/MWSYM.2008.4633176&rft_dat=%3Cieee_6IE%3E4633176%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781424417810&rft.eisbn_list=1424417813&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4633176&rfr_iscdi=true |