Design and simulation of a DPA resistive circuit for Trivium stream cipher based on SABL logic styles
Cryptographic embedded systems are vulnerable to Differential Power Analysis (DPA) attacks. In this paper, Trivium stream cipher is implemented using the Sense Amplifier Based Logic (SABL) styles. Trivium was submitted to eSTREAM project in 2005 and then selected as one of four finalists of competit...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 207 |
---|---|
container_issue | |
container_start_page | 203 |
container_title | |
container_volume | |
creator | Atani, R. E. Mirzakuchaki, S. Atani, S. E. Meier, W. |
description | Cryptographic embedded systems are vulnerable to Differential Power Analysis (DPA) attacks. In this paper, Trivium stream cipher is implemented using the Sense Amplifier Based Logic (SABL) styles. Trivium was submitted to eSTREAM project in 2005 and then selected as one of four finalists of competition on April 15, 2008. The cipher is designed by two submicron technologies and simulated by HSpice. According to the simulations, SABL styles show a relatively good resistance to DPA attacks and are a good choice for designing hardware oriented stream ciphers. The paper presents the tradeoffs involved in designing the architecture, and design for performance issues. |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4600895</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4600895</ieee_id><sourcerecordid>4600895</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-c02a93d61bf78119f31c99d11c2d6613b85fe936684dd2727d6e8dd1df649ba03</originalsourceid><addsrcrecordid>eNo1jNtKxDAURSMiqGO_wJfzA4Vc2lwe64w3KCg4Pg9pcjJGehmSzsD8vQX1abNZa-8LUhiltTCcS8G1uSS3_0Xpa1Lk_E0pZUYqWtU3BDeY434EO3rIcTj2do7TCFMAC5v3BtKC8xxPCC4md4wzhCnBNsVTPA6Q54R2WNDhCxN0NqOHZf3RPLTQT_voFuPcY74jV8H2GYu_XJHPp8ft-qVs355f101bRqbquXSUWyO8ZF1QmjETBHPGeMYc91Iy0ek6oBFS6sp7rrjyErX3zAdZmc5SsSL3v78REXeHFAebzrtKUqpNLX4Ai85Rqg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Design and simulation of a DPA resistive circuit for Trivium stream cipher based on SABL logic styles</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Atani, R. E. ; Mirzakuchaki, S. ; Atani, S. E. ; Meier, W.</creator><creatorcontrib>Atani, R. E. ; Mirzakuchaki, S. ; Atani, S. E. ; Meier, W.</creatorcontrib><description>Cryptographic embedded systems are vulnerable to Differential Power Analysis (DPA) attacks. In this paper, Trivium stream cipher is implemented using the Sense Amplifier Based Logic (SABL) styles. Trivium was submitted to eSTREAM project in 2005 and then selected as one of four finalists of competition on April 15, 2008. The cipher is designed by two submicron technologies and simulated by HSpice. According to the simulations, SABL styles show a relatively good resistance to DPA attacks and are a good choice for designing hardware oriented stream ciphers. The paper presents the tradeoffs involved in designing the architecture, and design for performance issues.</description><identifier>ISBN: 8392263278</identifier><identifier>ISBN: 9788392263272</identifier><identifier>EISBN: 9788392263289</identifier><identifier>EISBN: 8392263286</identifier><language>eng</language><publisher>IEEE</publisher><subject>DPA ; eSTREAM ; SABL ; Stream cipher ; Trivium</subject><ispartof>2008 15th International Conference on Mixed Design of Integrated Circuits and Systems, 2008, p.203-207</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4600895$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4600895$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Atani, R. E.</creatorcontrib><creatorcontrib>Mirzakuchaki, S.</creatorcontrib><creatorcontrib>Atani, S. E.</creatorcontrib><creatorcontrib>Meier, W.</creatorcontrib><title>Design and simulation of a DPA resistive circuit for Trivium stream cipher based on SABL logic styles</title><title>2008 15th International Conference on Mixed Design of Integrated Circuits and Systems</title><addtitle>MIXDES</addtitle><description>Cryptographic embedded systems are vulnerable to Differential Power Analysis (DPA) attacks. In this paper, Trivium stream cipher is implemented using the Sense Amplifier Based Logic (SABL) styles. Trivium was submitted to eSTREAM project in 2005 and then selected as one of four finalists of competition on April 15, 2008. The cipher is designed by two submicron technologies and simulated by HSpice. According to the simulations, SABL styles show a relatively good resistance to DPA attacks and are a good choice for designing hardware oriented stream ciphers. The paper presents the tradeoffs involved in designing the architecture, and design for performance issues.</description><subject>DPA</subject><subject>eSTREAM</subject><subject>SABL</subject><subject>Stream cipher</subject><subject>Trivium</subject><isbn>8392263278</isbn><isbn>9788392263272</isbn><isbn>9788392263289</isbn><isbn>8392263286</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo1jNtKxDAURSMiqGO_wJfzA4Vc2lwe64w3KCg4Pg9pcjJGehmSzsD8vQX1abNZa-8LUhiltTCcS8G1uSS3_0Xpa1Lk_E0pZUYqWtU3BDeY434EO3rIcTj2do7TCFMAC5v3BtKC8xxPCC4md4wzhCnBNsVTPA6Q54R2WNDhCxN0NqOHZf3RPLTQT_voFuPcY74jV8H2GYu_XJHPp8ft-qVs355f101bRqbquXSUWyO8ZF1QmjETBHPGeMYc91Iy0ek6oBFS6sp7rrjyErX3zAdZmc5SsSL3v78REXeHFAebzrtKUqpNLX4Ai85Rqg</recordid><startdate>200806</startdate><enddate>200806</enddate><creator>Atani, R. E.</creator><creator>Mirzakuchaki, S.</creator><creator>Atani, S. E.</creator><creator>Meier, W.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200806</creationdate><title>Design and simulation of a DPA resistive circuit for Trivium stream cipher based on SABL logic styles</title><author>Atani, R. E. ; Mirzakuchaki, S. ; Atani, S. E. ; Meier, W.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-c02a93d61bf78119f31c99d11c2d6613b85fe936684dd2727d6e8dd1df649ba03</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>DPA</topic><topic>eSTREAM</topic><topic>SABL</topic><topic>Stream cipher</topic><topic>Trivium</topic><toplevel>online_resources</toplevel><creatorcontrib>Atani, R. E.</creatorcontrib><creatorcontrib>Mirzakuchaki, S.</creatorcontrib><creatorcontrib>Atani, S. E.</creatorcontrib><creatorcontrib>Meier, W.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Atani, R. E.</au><au>Mirzakuchaki, S.</au><au>Atani, S. E.</au><au>Meier, W.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Design and simulation of a DPA resistive circuit for Trivium stream cipher based on SABL logic styles</atitle><btitle>2008 15th International Conference on Mixed Design of Integrated Circuits and Systems</btitle><stitle>MIXDES</stitle><date>2008-06</date><risdate>2008</risdate><spage>203</spage><epage>207</epage><pages>203-207</pages><isbn>8392263278</isbn><isbn>9788392263272</isbn><eisbn>9788392263289</eisbn><eisbn>8392263286</eisbn><abstract>Cryptographic embedded systems are vulnerable to Differential Power Analysis (DPA) attacks. In this paper, Trivium stream cipher is implemented using the Sense Amplifier Based Logic (SABL) styles. Trivium was submitted to eSTREAM project in 2005 and then selected as one of four finalists of competition on April 15, 2008. The cipher is designed by two submicron technologies and simulated by HSpice. According to the simulations, SABL styles show a relatively good resistance to DPA attacks and are a good choice for designing hardware oriented stream ciphers. The paper presents the tradeoffs involved in designing the architecture, and design for performance issues.</abstract><pub>IEEE</pub><tpages>5</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISBN: 8392263278 |
ispartof | 2008 15th International Conference on Mixed Design of Integrated Circuits and Systems, 2008, p.203-207 |
issn | |
language | eng |
recordid | cdi_ieee_primary_4600895 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | DPA eSTREAM SABL Stream cipher Trivium |
title | Design and simulation of a DPA resistive circuit for Trivium stream cipher based on SABL logic styles |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T23%3A15%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Design%20and%20simulation%20of%20a%20DPA%20resistive%20circuit%20for%20Trivium%20stream%20cipher%20based%20on%20SABL%20logic%20styles&rft.btitle=2008%2015th%20International%20Conference%20on%20Mixed%20Design%20of%20Integrated%20Circuits%20and%20Systems&rft.au=Atani,%20R.%20E.&rft.date=2008-06&rft.spage=203&rft.epage=207&rft.pages=203-207&rft.isbn=8392263278&rft.isbn_list=9788392263272&rft_id=info:doi/&rft_dat=%3Cieee_6IE%3E4600895%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9788392263289&rft.eisbn_list=8392263286&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4600895&rfr_iscdi=true |