Read stability and write ability analysis of dual -Vt configurations of a single cell of an SRAM array effect of process-induced intra-die Vt variations

This paper studies read stability and write ability of various dual-Vt configurations of an SRAM cell in an array considering the process-induced intra-die threshold voltage Vt variations using N-curve metrics. The effects of process induced intra-die Vt variations in 11 different dual-Vt cell combi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Mamatha, S., Srinivas, M.B.
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 1019
container_issue
container_start_page 1015
container_title
container_volume
creator Mamatha, S.
Srinivas, M.B.
description This paper studies read stability and write ability of various dual-Vt configurations of an SRAM cell in an array considering the process-induced intra-die threshold voltage Vt variations using N-curve metrics. The effects of process induced intra-die Vt variations in 11 different dual-Vt cell combinations are evaluated and compared. In this work, N-curve metrics are adopted for the analysis as information about read stability and write ability can be obtained using a single curve. The statistical parameters like mean, standard deviation, average deviation for each of the metrics is found for all the 11 dual -Vt configurations using Monte-Carlo simulations. The effects of intra-die variations are considered as they are prominent at nanometer technologies. The comparisons are made with the help of power noise margins which are obtained by finding the product of mean of voltage noise margins and mean of current noise margins. The variances and percentage variances from the mean, of voltage and current margins for all combinations are tabulated and analyzed. Comparisons are also made based on rive different yield values. Thus given a range of a metric and the yield value one can choose the type of configuration of SRAM cell.
doi_str_mv 10.1109/INEC.2008.4585656
format Conference Proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4585656</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4585656</ieee_id><sourcerecordid>4585656</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-a755cdffd9b7e04dad2eaf6bfea1153c2b4abc2c06722296b084a0f60291f3f63</originalsourceid><addsrcrecordid>eNpFkM1OAjEUhWuUREEewLjpCwz2d2a6JASVBDXBny25096SmnEg7aCZN_FxRcC4ujnfyfkWl5ArzkacM3Mze5xORoKxcqR0qXOdn5ChKUquhFJcF5Kfkv5fEPyMXAiuTSa1kD3S3-0Kw7TS4pwMU3pnjElelqZUF-R7geBoaqEKdWg7Co2jXzG0SP8J1F0Kia49dVuoafbWUrtufFhtI7Rh3ewroCk0qxqpxbreg4Y-L8YPFGKEjqL3aNtfvolriylloXFbi46Gpo2QuYB05_2EGA7OS9LzUCccHu-AvN5OXyb32fzpbjYZz7PAC91mUGhtnffOVAUy5cAJBJ9XHoFzLa2oFFRWWJYXQgiTV6xUwHzOhOFe-lwOyPXBGxBxuYnhA2K3PH5Z_gDv-m7G</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Read stability and write ability analysis of dual -Vt configurations of a single cell of an SRAM array effect of process-induced intra-die Vt variations</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Mamatha, S. ; Srinivas, M.B.</creator><creatorcontrib>Mamatha, S. ; Srinivas, M.B.</creatorcontrib><description>This paper studies read stability and write ability of various dual-Vt configurations of an SRAM cell in an array considering the process-induced intra-die threshold voltage Vt variations using N-curve metrics. The effects of process induced intra-die Vt variations in 11 different dual-Vt cell combinations are evaluated and compared. In this work, N-curve metrics are adopted for the analysis as information about read stability and write ability can be obtained using a single curve. The statistical parameters like mean, standard deviation, average deviation for each of the metrics is found for all the 11 dual -Vt configurations using Monte-Carlo simulations. The effects of intra-die variations are considered as they are prominent at nanometer technologies. The comparisons are made with the help of power noise margins which are obtained by finding the product of mean of voltage noise margins and mean of current noise margins. The variances and percentage variances from the mean, of voltage and current margins for all combinations are tabulated and analyzed. Comparisons are also made based on rive different yield values. Thus given a range of a metric and the yield value one can choose the type of configuration of SRAM cell.</description><identifier>ISSN: 2159-3523</identifier><identifier>ISBN: 1424415721</identifier><identifier>ISBN: 9781424415724</identifier><identifier>EISBN: 9781424415731</identifier><identifier>EISBN: 142441573X</identifier><identifier>DOI: 10.1109/INEC.2008.4585656</identifier><identifier>LCCN: 2007905452</identifier><language>eng</language><publisher>IEEE</publisher><subject>Conferences ; Nanoelectronics</subject><ispartof>2008 2nd IEEE International Nanoelectronics Conference, 2008, p.1015-1019</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4585656$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,27916,54911</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4585656$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Mamatha, S.</creatorcontrib><creatorcontrib>Srinivas, M.B.</creatorcontrib><title>Read stability and write ability analysis of dual -Vt configurations of a single cell of an SRAM array effect of process-induced intra-die Vt variations</title><title>2008 2nd IEEE International Nanoelectronics Conference</title><addtitle>INEC</addtitle><description>This paper studies read stability and write ability of various dual-Vt configurations of an SRAM cell in an array considering the process-induced intra-die threshold voltage Vt variations using N-curve metrics. The effects of process induced intra-die Vt variations in 11 different dual-Vt cell combinations are evaluated and compared. In this work, N-curve metrics are adopted for the analysis as information about read stability and write ability can be obtained using a single curve. The statistical parameters like mean, standard deviation, average deviation for each of the metrics is found for all the 11 dual -Vt configurations using Monte-Carlo simulations. The effects of intra-die variations are considered as they are prominent at nanometer technologies. The comparisons are made with the help of power noise margins which are obtained by finding the product of mean of voltage noise margins and mean of current noise margins. The variances and percentage variances from the mean, of voltage and current margins for all combinations are tabulated and analyzed. Comparisons are also made based on rive different yield values. Thus given a range of a metric and the yield value one can choose the type of configuration of SRAM cell.</description><subject>Conferences</subject><subject>Nanoelectronics</subject><issn>2159-3523</issn><isbn>1424415721</isbn><isbn>9781424415724</isbn><isbn>9781424415731</isbn><isbn>142441573X</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNpFkM1OAjEUhWuUREEewLjpCwz2d2a6JASVBDXBny25096SmnEg7aCZN_FxRcC4ujnfyfkWl5ArzkacM3Mze5xORoKxcqR0qXOdn5ChKUquhFJcF5Kfkv5fEPyMXAiuTSa1kD3S3-0Kw7TS4pwMU3pnjElelqZUF-R7geBoaqEKdWg7Co2jXzG0SP8J1F0Kia49dVuoafbWUrtufFhtI7Rh3ewroCk0qxqpxbreg4Y-L8YPFGKEjqL3aNtfvolriylloXFbi46Gpo2QuYB05_2EGA7OS9LzUCccHu-AvN5OXyb32fzpbjYZz7PAC91mUGhtnffOVAUy5cAJBJ9XHoFzLa2oFFRWWJYXQgiTV6xUwHzOhOFe-lwOyPXBGxBxuYnhA2K3PH5Z_gDv-m7G</recordid><startdate>200803</startdate><enddate>200803</enddate><creator>Mamatha, S.</creator><creator>Srinivas, M.B.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200803</creationdate><title>Read stability and write ability analysis of dual -Vt configurations of a single cell of an SRAM array effect of process-induced intra-die Vt variations</title><author>Mamatha, S. ; Srinivas, M.B.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-a755cdffd9b7e04dad2eaf6bfea1153c2b4abc2c06722296b084a0f60291f3f63</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Conferences</topic><topic>Nanoelectronics</topic><toplevel>online_resources</toplevel><creatorcontrib>Mamatha, S.</creatorcontrib><creatorcontrib>Srinivas, M.B.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Mamatha, S.</au><au>Srinivas, M.B.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Read stability and write ability analysis of dual -Vt configurations of a single cell of an SRAM array effect of process-induced intra-die Vt variations</atitle><btitle>2008 2nd IEEE International Nanoelectronics Conference</btitle><stitle>INEC</stitle><date>2008-03</date><risdate>2008</risdate><spage>1015</spage><epage>1019</epage><pages>1015-1019</pages><issn>2159-3523</issn><isbn>1424415721</isbn><isbn>9781424415724</isbn><eisbn>9781424415731</eisbn><eisbn>142441573X</eisbn><abstract>This paper studies read stability and write ability of various dual-Vt configurations of an SRAM cell in an array considering the process-induced intra-die threshold voltage Vt variations using N-curve metrics. The effects of process induced intra-die Vt variations in 11 different dual-Vt cell combinations are evaluated and compared. In this work, N-curve metrics are adopted for the analysis as information about read stability and write ability can be obtained using a single curve. The statistical parameters like mean, standard deviation, average deviation for each of the metrics is found for all the 11 dual -Vt configurations using Monte-Carlo simulations. The effects of intra-die variations are considered as they are prominent at nanometer technologies. The comparisons are made with the help of power noise margins which are obtained by finding the product of mean of voltage noise margins and mean of current noise margins. The variances and percentage variances from the mean, of voltage and current margins for all combinations are tabulated and analyzed. Comparisons are also made based on rive different yield values. Thus given a range of a metric and the yield value one can choose the type of configuration of SRAM cell.</abstract><pub>IEEE</pub><doi>10.1109/INEC.2008.4585656</doi><tpages>5</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2159-3523
ispartof 2008 2nd IEEE International Nanoelectronics Conference, 2008, p.1015-1019
issn 2159-3523
language eng
recordid cdi_ieee_primary_4585656
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Conferences
Nanoelectronics
title Read stability and write ability analysis of dual -Vt configurations of a single cell of an SRAM array effect of process-induced intra-die Vt variations
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T04%3A53%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Read%20stability%20and%20write%20ability%20analysis%20of%20dual%20-Vt%20configurations%20of%20a%20single%20cell%20of%20an%20SRAM%20array%20effect%20of%20process-induced%20intra-die%20Vt%20variations&rft.btitle=2008%202nd%20IEEE%20International%20Nanoelectronics%20Conference&rft.au=Mamatha,%20S.&rft.date=2008-03&rft.spage=1015&rft.epage=1019&rft.pages=1015-1019&rft.issn=2159-3523&rft.isbn=1424415721&rft.isbn_list=9781424415724&rft_id=info:doi/10.1109/INEC.2008.4585656&rft_dat=%3Cieee_6IE%3E4585656%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781424415731&rft.eisbn_list=142441573X&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4585656&rfr_iscdi=true