SoCWire: A Network-on-Chip Approach for Reconfigurable System-on-Chip Designs in Space Applications
Configurable system-on-chip (SoC) solutions based on state-of-the art FPGA have successfully demonstrated flexibility and reliability for scientific space applications like the Venus Express mission. Future high end payload applications (e.g. Solar Orbiter) demand high-performance on-board processin...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Tagungsbericht |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 56 |
---|---|
container_issue | |
container_start_page | 51 |
container_title | |
container_volume | |
creator | Osterloh, B. Michalik, H. Fiethe, B. Kotarowski, K. |
description | Configurable system-on-chip (SoC) solutions based on state-of-the art FPGA have successfully demonstrated flexibility and reliability for scientific space applications like the Venus Express mission. Future high end payload applications (e.g. Solar Orbiter) demand high-performance on-board processing because of the discrepancy between extreme high data volume and low downlink channel capacity. Furthermore, in-flight reconfiguration ability enhances the system with re-programmable hardware and thus a maintenance potential. To achieve these advanced design goals a reconfigurable system-on-chip (RSoC) architecture is proposed supported by a flexible communication architecture. The flexibility for on-chip communication is covered by a dedicated network-on-chip (NoC) approach. The configurable system-on-chip solution is introduced and the advantages are outlined. Additionally we present our newly developed NoC approach, system-on-chip wire (SoCWire) and outline its performance and the applicability for in-flight reconfigurable systems. |
doi_str_mv | 10.1109/AHS.2008.43 |
format | Conference Proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_4584254</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4584254</ieee_id><sourcerecordid>4584254</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-608d35855306515aeacd3bebede75aa3634cd48fe178a7ffbee9c001071e16193</originalsourceid><addsrcrecordid>eNo9j09LwzAchgMyUGdPHr3kC3QmzX9vpeomDAWreBxp-usW7ZqSVGTfXofi6T28z_vAi9AlJQtKibkuV_WiIEQvODtBmVGaKGkEo1KyGTo_NqYohOGnKEvpnRBCjVSUF2fI1aF68xFucIkfYfoK8SMPQ17t_IjLcYzBuh3uQsTP4MLQ-e1ntE0PuD6kCfb_6C0kvx0S9gOuR-vguO29s5MPQ7pAs872CbK_nKPX-7uXapWvn5YPVbnOPVViyiXRLRNaCEakoMKCdS1roIEWlLCWScZdy3UHVGmruq4BMO7nClEUqKSGzdHVr9cDwGaMfm_jYcOF5oXg7BtJT1VO</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>SoCWire: A Network-on-Chip Approach for Reconfigurable System-on-Chip Designs in Space Applications</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Osterloh, B. ; Michalik, H. ; Fiethe, B. ; Kotarowski, K.</creator><creatorcontrib>Osterloh, B. ; Michalik, H. ; Fiethe, B. ; Kotarowski, K.</creatorcontrib><description>Configurable system-on-chip (SoC) solutions based on state-of-the art FPGA have successfully demonstrated flexibility and reliability for scientific space applications like the Venus Express mission. Future high end payload applications (e.g. Solar Orbiter) demand high-performance on-board processing because of the discrepancy between extreme high data volume and low downlink channel capacity. Furthermore, in-flight reconfiguration ability enhances the system with re-programmable hardware and thus a maintenance potential. To achieve these advanced design goals a reconfigurable system-on-chip (RSoC) architecture is proposed supported by a flexible communication architecture. The flexibility for on-chip communication is covered by a dedicated network-on-chip (NoC) approach. The configurable system-on-chip solution is introduced and the advantages are outlined. Additionally we present our newly developed NoC approach, system-on-chip wire (SoCWire) and outline its performance and the applicability for in-flight reconfigurable systems.</description><identifier>ISBN: 9780769531663</identifier><identifier>ISBN: 0769531660</identifier><identifier>DOI: 10.1109/AHS.2008.43</identifier><identifier>LCCN: 2008922594</identifier><language>eng</language><publisher>IEEE</publisher><subject>Clocks ; Codecs ; dynamic ; Field programmable gate arrays ; Instruments ; Magnetic cores ; Network-on-Chip ; NoC ; partial ; reconfiguration ; SoC ; SoCWire ; Space ; Switches ; System-on-a-chip ; System-on-Chip ; System-on-Chip Wire ; Virtex</subject><ispartof>2008 NASA/ESA Conference on Adaptive Hardware and Systems, 2008, p.51-56</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4584254$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4584254$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Osterloh, B.</creatorcontrib><creatorcontrib>Michalik, H.</creatorcontrib><creatorcontrib>Fiethe, B.</creatorcontrib><creatorcontrib>Kotarowski, K.</creatorcontrib><title>SoCWire: A Network-on-Chip Approach for Reconfigurable System-on-Chip Designs in Space Applications</title><title>2008 NASA/ESA Conference on Adaptive Hardware and Systems</title><addtitle>AHS</addtitle><description>Configurable system-on-chip (SoC) solutions based on state-of-the art FPGA have successfully demonstrated flexibility and reliability for scientific space applications like the Venus Express mission. Future high end payload applications (e.g. Solar Orbiter) demand high-performance on-board processing because of the discrepancy between extreme high data volume and low downlink channel capacity. Furthermore, in-flight reconfiguration ability enhances the system with re-programmable hardware and thus a maintenance potential. To achieve these advanced design goals a reconfigurable system-on-chip (RSoC) architecture is proposed supported by a flexible communication architecture. The flexibility for on-chip communication is covered by a dedicated network-on-chip (NoC) approach. The configurable system-on-chip solution is introduced and the advantages are outlined. Additionally we present our newly developed NoC approach, system-on-chip wire (SoCWire) and outline its performance and the applicability for in-flight reconfigurable systems.</description><subject>Clocks</subject><subject>Codecs</subject><subject>dynamic</subject><subject>Field programmable gate arrays</subject><subject>Instruments</subject><subject>Magnetic cores</subject><subject>Network-on-Chip</subject><subject>NoC</subject><subject>partial</subject><subject>reconfiguration</subject><subject>SoC</subject><subject>SoCWire</subject><subject>Space</subject><subject>Switches</subject><subject>System-on-a-chip</subject><subject>System-on-Chip</subject><subject>System-on-Chip Wire</subject><subject>Virtex</subject><isbn>9780769531663</isbn><isbn>0769531660</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNo9j09LwzAchgMyUGdPHr3kC3QmzX9vpeomDAWreBxp-usW7ZqSVGTfXofi6T28z_vAi9AlJQtKibkuV_WiIEQvODtBmVGaKGkEo1KyGTo_NqYohOGnKEvpnRBCjVSUF2fI1aF68xFucIkfYfoK8SMPQ17t_IjLcYzBuh3uQsTP4MLQ-e1ntE0PuD6kCfb_6C0kvx0S9gOuR-vguO29s5MPQ7pAs872CbK_nKPX-7uXapWvn5YPVbnOPVViyiXRLRNaCEakoMKCdS1roIEWlLCWScZdy3UHVGmruq4BMO7nClEUqKSGzdHVr9cDwGaMfm_jYcOF5oXg7BtJT1VO</recordid><startdate>200806</startdate><enddate>200806</enddate><creator>Osterloh, B.</creator><creator>Michalik, H.</creator><creator>Fiethe, B.</creator><creator>Kotarowski, K.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>200806</creationdate><title>SoCWire: A Network-on-Chip Approach for Reconfigurable System-on-Chip Designs in Space Applications</title><author>Osterloh, B. ; Michalik, H. ; Fiethe, B. ; Kotarowski, K.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-608d35855306515aeacd3bebede75aa3634cd48fe178a7ffbee9c001071e16193</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Clocks</topic><topic>Codecs</topic><topic>dynamic</topic><topic>Field programmable gate arrays</topic><topic>Instruments</topic><topic>Magnetic cores</topic><topic>Network-on-Chip</topic><topic>NoC</topic><topic>partial</topic><topic>reconfiguration</topic><topic>SoC</topic><topic>SoCWire</topic><topic>Space</topic><topic>Switches</topic><topic>System-on-a-chip</topic><topic>System-on-Chip</topic><topic>System-on-Chip Wire</topic><topic>Virtex</topic><toplevel>online_resources</toplevel><creatorcontrib>Osterloh, B.</creatorcontrib><creatorcontrib>Michalik, H.</creatorcontrib><creatorcontrib>Fiethe, B.</creatorcontrib><creatorcontrib>Kotarowski, K.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Osterloh, B.</au><au>Michalik, H.</au><au>Fiethe, B.</au><au>Kotarowski, K.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>SoCWire: A Network-on-Chip Approach for Reconfigurable System-on-Chip Designs in Space Applications</atitle><btitle>2008 NASA/ESA Conference on Adaptive Hardware and Systems</btitle><stitle>AHS</stitle><date>2008-06</date><risdate>2008</risdate><spage>51</spage><epage>56</epage><pages>51-56</pages><isbn>9780769531663</isbn><isbn>0769531660</isbn><abstract>Configurable system-on-chip (SoC) solutions based on state-of-the art FPGA have successfully demonstrated flexibility and reliability for scientific space applications like the Venus Express mission. Future high end payload applications (e.g. Solar Orbiter) demand high-performance on-board processing because of the discrepancy between extreme high data volume and low downlink channel capacity. Furthermore, in-flight reconfiguration ability enhances the system with re-programmable hardware and thus a maintenance potential. To achieve these advanced design goals a reconfigurable system-on-chip (RSoC) architecture is proposed supported by a flexible communication architecture. The flexibility for on-chip communication is covered by a dedicated network-on-chip (NoC) approach. The configurable system-on-chip solution is introduced and the advantages are outlined. Additionally we present our newly developed NoC approach, system-on-chip wire (SoCWire) and outline its performance and the applicability for in-flight reconfigurable systems.</abstract><pub>IEEE</pub><doi>10.1109/AHS.2008.43</doi><tpages>6</tpages></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISBN: 9780769531663 |
ispartof | 2008 NASA/ESA Conference on Adaptive Hardware and Systems, 2008, p.51-56 |
issn | |
language | eng |
recordid | cdi_ieee_primary_4584254 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Clocks Codecs dynamic Field programmable gate arrays Instruments Magnetic cores Network-on-Chip NoC partial reconfiguration SoC SoCWire Space Switches System-on-a-chip System-on-Chip System-on-Chip Wire Virtex |
title | SoCWire: A Network-on-Chip Approach for Reconfigurable System-on-Chip Designs in Space Applications |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T10%3A50%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=SoCWire:%20A%20Network-on-Chip%20Approach%20for%20Reconfigurable%20System-on-Chip%20Designs%20in%20Space%20Applications&rft.btitle=2008%20NASA/ESA%20Conference%20on%20Adaptive%20Hardware%20and%20Systems&rft.au=Osterloh,%20B.&rft.date=2008-06&rft.spage=51&rft.epage=56&rft.pages=51-56&rft.isbn=9780769531663&rft.isbn_list=0769531660&rft_id=info:doi/10.1109/AHS.2008.43&rft_dat=%3Cieee_6IE%3E4584254%3C/ieee_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=4584254&rfr_iscdi=true |